JPE 10-3-5 Optimal Topologies for Cascaded Sub-Multilevel Converters

The general function of a multilevel converter is to synthesize a desired output voltage from several levels of dc voltages as inputs. In order to increase the steps in the output voltage, a new topology is recommended in [1], which benefits from a series connection of sub-multilevel converters. In the procedure described in this reference, despite all the advantages, it is not possible to produce all the steps (odd and even) in the output. In addition, for producing an output voltage with a constant number of steps, there are different configurations with a different number of components. In this paper, the optimal structures for this topology are investigated for various objectives such as minimum number of switches and dc voltage sources and minimum standing voltage on the switches for producing the maximum output voltage steps. Two new algorithms for determining the dc voltage sources magnitudes have been proposed. Finally, in order to verify the theoretical issues, simulation and experimental results for a 49-level converter with a maximum output voltage of 200V are presented.

[1]  L.M. Tolbert,et al.  Active harmonic elimination for multilevel converters , 2006, IEEE Transactions on Power Electronics.

[2]  Bin Wu,et al.  Multilevel Voltage-Source-Converter Topologies for Industrial Medium-Voltage Drives , 2007, IEEE Transactions on Industrial Electronics.

[3]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[4]  Fang Zheng Peng,et al.  Multilevel inverters: a survey of topologies, controls, and applications , 2002, IEEE Trans. Ind. Electron..

[5]  H. Stemmler,et al.  Configurations of high-power voltage source inverter drives , 2002 .

[6]  K. Gopakumar,et al.  A High Resolution Multilevel Voltage Space Phasor Generation for an Open-end Winding Induction Motor Drive , 2003 .

[7]  Ebrahim Babaei,et al.  Reduction of dc voltage sources and switches in asymmetrical multilevel converters using a novel topology , 2007 .

[8]  Servet Tuncer,et al.  A new approach for selecting the switching states of SVPWM algorithm in multilevel inverter , 2007 .

[9]  大熊康浩,et al.  Electric power converter , 2011 .

[10]  Jawad Faiz,et al.  New solid-state onload tap-changers topology for distribution transformers , 2003 .

[11]  Keiju Matsui,et al.  Parallel-connections of pulsewidth modulated inverters using current sharing reactors , 1995 .

[12]  Hae-Joong Kim,et al.  A multilevel soft-switching inverter with inductor coupling , 2000, Conference Record of the 2000 IEEE Industry Applications Conference. Thirty-Fifth IAS Annual Meeting and World Conference on Industrial Applications of Electrical Energy (Cat. No.00CH37129).

[13]  T.A. Meynard,et al.  Multi-level conversion: high voltage choppers and voltage-source inverters , 1992, PESC '92 Record. 23rd Annual IEEE Power Electronics Specialists Conference.

[14]  Hirofumi Akagi,et al.  A novel control scheme of a parallel current-controlled PWM inverter , 1992 .

[15]  Francisco D. Freijedo,et al.  Multilevel Multiphase Space Vector PWM Algorithm , 2008, IEEE Transactions on Industrial Electronics.

[16]  E. Babaei,et al.  A Cascade Multilevel Converter Topology With Reduced Number of Switches , 2008, IEEE Transactions on Power Electronics.

[17]  Gevork B. Gharehpetian,et al.  A novel switching algorithm to balance conduction losses in power semiconductor devices of full-bridge inverters , 2008 .

[18]  T. Lipo,et al.  Hybrid multilevel power conversion system: a competitive solution for high power applications , 1999, Conference Record of the 1999 IEEE Industry Applications Conference. Thirty-Forth IAS Annual Meeting (Cat. No.99CH36370).

[19]  Frede Blaabjerg,et al.  Using reverse blocking IGBTs in power converters for adjustable speed drives , 2003 .

[20]  Cassiano Rech,et al.  Hybrid Multilevel Converters: Unified Analysis and Design Considerations , 2007, IEEE Transactions on Industrial Electronics.