论文信息 - High throughput FIR filter design for low power SoC applications

High throughput FIR filter design for low power SoC applications

This paper introduces a framework for the implementation of high throughput FIR filters for low power applications. The design methodology incorporated in this framework results in highly flexible FIR filter cores, which are open to exploitation by coefficient and data manipulation techniques resulting in significant power savings. Power savings are achieved within the multiplier units and on system buses making the resulting FIR filters ideal for use as IPs on SoC based platforms. The paper describes the design methodology, evaluation environment and presents results with a number of FIR filter example benchmarks under different design constraints.

Tughrul Arslan | Ahmet T. Erdogan | A. Erdogan | T. Arslan

[1] Tughrul Arslan,et al. Low power implementation of linear phase FIR filters for single multiplier CMOS based DSPs , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[2] Debashis Bhattacharya,et al. Algorithms for low power and high speed fir filter realization using differential coefficients , 1997 .

[3] Anantha P. Chandrakasan,et al. Low-power digital filtering using approximate processing , 1996 .

[4] Mahesh Mehendale,et al. Low power realization of FIR filters using multirate architectures , 1996, Proceedings of 9th International Conference on VLSI Design.

[5] Mohamed I. Elmasry,et al. Circuit techniques for CMOS low-power high-performance multipliers , 1996 .

[6] L. Rabiner,et al. A computer program for designing optimum FIR linear phase digital filters , 1973 .

[7] Tughrul Arslan,et al. Low-power IP design methodology for rapid development of DSP-intensive SoC platforms , 1999 .

[8] W. P. Burleson,et al. Search-based wordlength optimization for VLSI/DSP synthesis , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.