A Calibration-Free Fractional-N ADPLL using Retiming Architecture and a 9-bit 0.3ps-INL Phase Interpolator
暂无分享,去创建一个
Qiang Zhou | Junhua Liu | Huailin Liao | Zherui Zhang | Haoyun Jiang | Zexue Liu | Heyi Li | Yi Tan | Xiucheng Hao | Zhengkun Shen
[1] Ashoke Ravi,et al. A 2 GHz 244 fs-Resolution 1.2 ps-Peak-INL Edge Interpolator-Based Digital-to-Time Converter in 28 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.
[2] Li Lin,et al. 9.6 A 2.7-to-4.3GHz, 0.16psrms-jitter, −246.8dB-FOM, digital fractional-N sampling PLL in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[3] Chih-Kong Ken Yang,et al. A 0.1-1.5 GHz 8-bit inverter-based digital-to-phase converter using harmonic rejection , 2013, 2012 IEEE Asian Solid State Circuits Conference (A-SSCC).
[4] Kenichi Okada,et al. A Fractional-N Sub-Sampling PLL using a Pipelined Phase-Interpolator With an FoM of -250 dB , 2016, IEEE Journal of Solid-State Circuits.
[5] Jan Craninckx,et al. A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).
[6] Byungsub Kim,et al. A FIR-Embedded Phase Interpolator Based Noise Filtering for Wide-Bandwidth Fractional-N PLL , 2013, IEEE Journal of Solid-State Circuits.
[7] Kenichi Okada,et al. A 0.98mW fractional-N ADPLL using 10b isolated constant-slope DTC with FOM of −246dB for IoT applications in 65nm CMOS , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).
[8] Dmytro Cherniak,et al. digPLL-Lite: A Low-Complexity, Low-Jitter Fractional-N Digital PLL Architecture , 2013, IEEE Journal of Solid-State Circuits.
[9] Ahmed Elkholy,et al. A 3.7 mW Low-Noise Wide-Bandwidth 4.5 GHz Digital Fractional-N PLL Using Time Amplifier-Based TDC , 2015, IEEE Journal of Solid-State Circuits.
[10] Huailin Liao,et al. A low-power calibration-free fractional-N digital PLL with high linear phase interpolator , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).