Dynamically reconfigurable architecture for multi-rate compatible regular LDPC decoding
暂无分享,去创建一个
Nozomu Togawa | Masao Yanagisawa | Tatsuo Ohtsuki | Yuta Imai | Akiyuki Nagashima | T. Ohtsuki | M. Yanagisawa | N. Togawa | A. Nagashima | Y. Imai
[1] Joseph R. Cavallaro,et al. Semi-parallel reconfigurable architectures for real-time LDPC decoding , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..
[2] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[3] Luca Fanucci,et al. High-Throughput Multi-Rate Decoding of Structured Low-Density Parity-Check Codes , 2005, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..
[4] Maehata Takashi. Efficient Implementations of FUMP-APP Decoding for LDPC Codes , 2006 .
[5] Naresh R. Shanbhag,et al. Low-power VLSI decoder architectures for LDPC codes , 2002, ISLPED '02.
[6] Zhang Pei. Low-density Parity-check Codes and Its Decoding Algorithm , 2007 .
[7] Nozomu Togawa,et al. Partially-Parallel LDPC Decoder Achieving High-Efficiency Message-Passing Schedule , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..