Unbiased Finite-Memory Digital Phase-Locked Loop
暂无分享,去创建一个
Myo-Taeg Lim | Peng Shi | Choon Ki Ahn | Sung Hyun You | Jung-Min Pak | P. Shi | C. Ahn | J. Pak | M. Lim | S. You
[1] Ara Patapoutian. Application of Kalman filters with a loop delay in synchronization , 2002, IEEE Trans. Commun..
[2] Poras T. Balsara,et al. All-Digital PLL With Ultra Fast Settling , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Yuriy S. Shmaliy,et al. Unbiased FIR Filtering of Discrete-Time Polynomial State-Space Models , 2009, IEEE Transactions on Signal Processing.
[4] Peter F. Driessen. DPLL bit synchronizer with rapid acquisition using adaptive Kalman filtering techniques , 1994, IEEE Trans. Commun..
[5] Saleh R. Al-Araji,et al. Digital Phase Lock Loops , 2006 .
[6] Yong Hoon Lee,et al. Design of variable loop gains of dual-loop DPLL , 1997, IEEE Trans. Commun..
[7] Sankaran Aniruddhan,et al. A CMOS 1.6 GHz Dual-Loop PLL With Fourth-Harmonic Mixing , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Choon Ki Ahn. $l_{2}-l_{\infty}$ Suppression of Limit Cycles in Interfered Two-Dimensional Digital Filters: A Fornasini–Marchesini Model Case , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Bharadwaj S. Amrutur,et al. Experimental Study on Substrate Noise Effects of a Pulsed Clocking Scheme on PLL Performance , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[10] Yuriy S. Shmaliy,et al. An Iterative Kalman-Like Algorithm Ignoring Noise and Initial Conditions , 2011, IEEE Transactions on Signal Processing.
[11] W.C. Lindsey,et al. A survey of digital phase-locked loops , 1981, Proceedings of the IEEE.
[12] Dan Simon,et al. Iterative unbiased FIR state estimation: a review of algorithms , 2013, EURASIP J. Adv. Signal Process..
[13] Wook Hyun Kwon,et al. $cal H_infty$FIR Filters for Linear Continuous-Time State–Space Systems , 2006, IEEE Signal Processing Letters.
[14] Beomsup Kim. Dual-loop DPLL gear-shifting algorithm for fast synchronization , 1997 .
[15] Hyeon-Min Bae,et al. A 10-Gb/s CDR With an Adaptive Optimum Loop-Bandwidth Calibrator for Serial Communication Links , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Saleh R. Al-Araji,et al. Digital Phase Lock Loops: Architectures and Applications , 2006 .
[17] Wook Hyun Kwon,et al. FIR Filters for Linear Continuous-Time , 2006 .
[18] Wook Hyun Kwon,et al. ${\cal H}_{\infty}$ Finite Memory Controls for Linear Discrete-Time State-Space Models , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[19] Yuanqing Xia,et al. A Novel Delta Operator Kalman Filter Design and Convergence Analysis , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[20] Choon Ki Ahn,et al. Robustness bound for receding horizon finite memory control: Lyapunov–Krasovskii approach , 2012, Int. J. Control.
[21] Yuriy S. Shmaliy,et al. Linear Optimal FIR Estimation of Discrete Time-Invariant State-Space Models , 2010, IEEE Transactions on Signal Processing.
[22] Peng Shi,et al. Two-Dimensional Dissipative Control and Filtering for Roesser Model , 2015, IEEE Transactions on Automatic Control.
[23] Peng Shi,et al. Kalman filtering for continuous-time uncertain systems with Markovian jumping parameters , 1999, IEEE Trans. Autom. Control..
[24] Choon Ki Ahn. $l_{2} - l_{\infty}$ Elimination of Overflow Oscillations in 2-D Digital Filters Described by Roesser Model With External Interference , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.