A GaAs configurable cell array has been fabricated using 1-/spl mu/m gate MESFETs on 3-in GaAs substrates using a planar fabrication technique. Depletion-mode MESFETs configured in buffered FET logic structures were used to implement the logic cells. The cells are programmable for several logic functions and two different drive capabilities. Placement and routing software was developed. Cell configuration and array organization were adjusted to optimize the efficiency of the placing and routing software. Measured results on several cell configurations with various device sizes yielded speed-power products ranging from 162 fJ and 460 fJ. A 306-cell array (equivalent to approximately 430 NOR gates) occupying a chip area of 2.0/spl times/2.8 mm was fabricated. A 5/spl times/5 bit parallel multiplier implemented with this array showed a multiplication time of 6.5 ns and a power dissipation ranging from 337 to 722 mW, corresponding to a cell power of 1.30-2.79 mW/cell.
[1]
P.M. Asbeck,et al.
High speed GaAs integrated circuits
,
1982,
Proceedings of the IEEE.
[2]
P. Asbeck,et al.
A high-speed LSI GaAs 8x8 bit parallel multiplier
,
1982,
IEEE Journal of Solid-State Circuits.
[3]
A. F. Podell,et al.
A GaAs MSI word generator operating at 5 Gbits/s data rate
,
1982
.
[4]
A. H. Dansky.
Bipolar circuit design for a 5000-circuit VLSI gate array
,
1981
.
[5]
H. Shimizu,et al.
A GaAs 16x16 bit parallel multiplier
,
1983,
IEEE Journal of Solid-State Circuits.