Fast Self-Reconfigurable Embedded System on Spartan-3

Many image-processing algorithms require several stages to be processed that cannot be resolved by embedded microprocessors in a reasonable time, due to their high-computational cost. A set of dedicated coprocessors can accelerate the resolution of these algorithms, although the main drawback is the area needed for their implementation. The main advantage of a reconfigurable system is that several coprocessors designed to perform different operations can be mapped on the same area in a time-multiplexed way. This work presents the architecture of an embedded system composed of a microprocessor and a run-time reconfigurable coprocessor, mapped on Spartan-3, the low-cost family of Xilinx FPGAs. Designing reconfigurable systems on Spartan-3 requires much design effort, since unlike higher cost families of Xilinx FPGAs, this device does not officially support partial reconfiguration. In order to overcome this drawback, the paper also describes the main steps used in the design flow to obtain a successful design. The main goal of the presented architecture is to reduce the coprocessor reconfiguration time, as well as accelerate image-processing algorithms. The experimental results demonstrate significant improvement in both objectives. The reconfiguration rate nearly achieves 320 Mb/s which is far superior to the previous related works.

[1]  João Paulo Teixeira,et al.  Robust solution for synchronous communication among multi clock domains , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[2]  40-nm FPGA Power Management and Advantages , 1998 .

[3]  Jürgen Becker,et al.  Exploitation of the External JTAG Interface for Internally Controlled Configuration Readback and Self-Reconfiguration of Spartan 3 FPGAs , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[4]  Jürgen Becker,et al.  Dynamic power optimization by exploiting self-reconfiguration in Xilinx Spartan 3-based systems , 2009, Microprocess. Microsystems.

[5]  Lars Braun,et al.  Data path driven waveform-like reconfiguration , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[6]  Sergio López-Buedo,et al.  Self-Reconfigurable Embedded Systems on Low-Cost FPGAs , 2007, IEEE Micro.

[7]  Qiang Wang,et al.  Clock power reduction for virtex-5 FPGAs , 2009, FPGA '09.

[9]  Francesc Fons,et al.  Self-Reconfiguration of Embedded Systems Mapped on Spartan-3 , 2008 .

[10]  Sergio López-Buedo,et al.  Implementation of secure applications in self-reconfigurable systems , 2008, Microprocess. Microsystems.

[11]  Jürgen Becker,et al.  Implementation of a Virtual Internal Configuration Access Port (JCAP) for Enabling Partial Self-Reconfiguration on Xilinx Spartan III FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[12]  M. Lopez,et al.  Flexible hardware for fingerprint Image Processing , 2007, 2007 Ph.D Research in Microelectronics and Electronics Conference.

[13]  S. Bayar,et al.  Self-reconfiguration on Spartan-III FPGAs with compressed partial bitstreams via a parallel configuration access port (cPCAP) core , 2008, 2008 Ph.D. Research in Microelectronics and Electronics.

[14]  A. Yurdakul,et al.  Dynamic Partial Self-Reconfiguration on Spartan-III FPGAs via a Parallel Configuration Access Port ( PCAP ) , 2008 .

[15]  Alessandro Forin,et al.  Automatic bus macro placement for partially reconfigurable FPGA designs , 2009, FPGA '09.

[16]  Daniel Llamocca,et al.  A dynamically reconfigurable parallel pixel processing system , 2009, 2009 International Conference on Field Programmable Logic and Applications.