A physical model for the transient response of capacitively loaded distributed rlc interconnects

Rapid approximation of the transient response of high-speed global interconnects is needed to estimate the time delay, crosstalk, and overshoot in a GSI multilevel wiring network. This paper outlines a rigorous and physical solution for transients in a capacitively-loaded distributed rlc interconnect using a convergent series of modified Bessel functions. Compact models for time delay and repeater insertion are derived. The single-line model is extended to evaluate crosstalk in two-coupled lines. These solutions are validated by HSPICE simulation, and have potential applications to rapid rlc timing analysis, global wire sizing and repeater insertion, signal integrity estimation, and reliability modeling (e.g. voltage overshoot and high current density concerns).

[1]  K. Banerjee,et al.  Accurate analysis of on-chip inductance effects and implications for optimal repeater insertion and technology scaling , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[2]  Yu Cao,et al.  A new analytical delay and noise model for on-chip RLC interconnect , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[3]  Kaustav Banerjee,et al.  Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[4]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[5]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[6]  Suresh Kumar,et al.  15.4 First-Generation MAJC Dual Microprocessor , 2001 .

[7]  F.E. Anderson,et al.  The core clock system on the next generation Itanium/spl trade/ microprocessor , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  James D. Meindl,et al.  Compact distributed RLC interconnect models. I. Single line transient, time delay, and overshoot expressions , 2000 .