A Continuous-Time $\Delta \Sigma$ ADC Utilizing Time Information for Two Cycles of Excess Loop Delay Compensation

This brief presents a 120-MS/s continuous-time delta-sigma analog-to-digital conversion with a dual-slope-based time-interleaved quantizer in a 0.18-μm complementary metal- oxide-semiconductor process. Excess loop delay of two sample clocks is compensated using the time information made available through interleaved channel coupling. As a result, one full clock cycle is afforded to digital-to-analog conversion dynamic element matching (DEM) operation, allowing for a digitally synthesized DEM block.

[1]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[2]  Gabor C. Temes,et al.  The Delta¿¿¿Sigma Toolbox , 2017 .

[3]  Un-Ku Moon,et al.  A third-order DT ΔΣ modulator using noise-shaped bidirectional single-slope quantizer , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  Shouli Yan,et al.  A 2.7-mW 2-MHz Continuous-Time $\Sigma \Delta$ Modulator With a Hybrid Active–Passive Loop Filter , 2008, IEEE Journal of Solid-State Circuits.

[5]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[6]  Debasish Behera,et al.  A 16 MHz BW 75 dB DR CT $\Delta\Sigma$ ADC Compensated for More Than One Cycle Excess Loop Delay , 2012, IEEE Journal of Solid-State Circuits.

[7]  Yiannos Manoli,et al.  Approaches to digital compensation of excess loop delay in continuous-time Delta-Sigma modulators using a scaled quantizer , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[8]  Pavan Kumar Hanumolu,et al.  Design Techniques for Wideband Discrete-Time Delta-Sigma ADCs With Extra Loop Delay , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Philippe Bénabès,et al.  A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[10]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[11]  Un-Ku Moon,et al.  A 71dB dynamic range third-order ΔΣ TDC using charge-pump , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[12]  W. Snelgrove,et al.  Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[13]  Nagendra Krishnapura,et al.  Compensating for Quantizer Delay in Excess of One Clock Cycle in Continuous-Time $\Delta\Sigma$ Modulators , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Maurits Ortmanns,et al.  A Comparative Study on Excess-Loop-Delay Compensation Techniques for Continuous-Time Sigma–Delta Modulators , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  C. Holuigue,et al.  A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.

[16]  Thomas Blon,et al.  A 20-mW 640-MHz CMOS continuous-time ΣΔ ADC with 20-MHz signal bandwidth, 80-dB dynamic range and 12-bit ENOB , 2006 .

[17]  Jeffrey N. Harrison,et al.  Analytic limitations on sigma-delta modulator performance , 2000, ISCAS.