Investigation of Carbon Nanotube-Based Through-Silicon Vias for PDN Applications
暂无分享,去创建一个
Wen-Yan Yin | Er-Ping Li | Wen-Sheng Zhao | Da-Wei Wang | W. Yin | E. Li | Wensheng Zhao | Dawei Wang | Hongsheng Chen | Jing Jin | Hong-Sheng Chen | Jing Jin
[1] High-Frequency Analysis of Cu-Carbon Nanotube Composite Through-Silicon Vias , 2016, IEEE Transactions on Nanotechnology.
[2] A. G. Chiariello,et al. Electrical Modeling of Carbon Nanotube Vias , 2012, IEEE Transactions on Electromagnetic Compatibility.
[3] En-Xiao Liu,et al. Power integrity modeling and measurement of TSV-based 3D IC system with application to the analysis of seven-chip stack , 2016, IEEE Electromagnetic Compatibility Magazine.
[4] R. Suaya,et al. Compact AC Modeling and Performance Analysis of Through-Silicon Vias in 3-D ICs , 2010, IEEE Transactions on Electron Devices.
[5] John J. Plombon,et al. High-frequency electrical properties of individual and bundled carbon nanotubes , 2007 .
[6] Junho Lee,et al. High-Frequency Scalable Electrical Model and Analysis of a Through Silicon Via (TSV) , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[7] Xi Chen,et al. Wideband Modeling and Characterization of Differential Through-Silicon Vias for 3-D ICs , 2016, IEEE Transactions on Electron Devices.
[8] Junho Lee,et al. Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[9] James J.-Q. Lu,et al. Modeling and Analysis of PDN Impedance and Switching Noise in TSV-Based 3-D Integration , 2015, IEEE Transactions on Electron Devices.
[10] Joungho Kim,et al. Chip-Package Hierarchical Power Distribution Network Modeling and Analysis Based on a Segmentation Method , 2010, IEEE Transactions on Advanced Packaging.
[12] Tzong-Lin Wu,et al. An Equation-Based Circuit Model and Its Generation Tool for 3-D IC Power Delivery Networks With an Emphasis on Coupling Effect , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[13] Mehdi B. Tahoori,et al. Electromigration-Aware Local-Via Allocation in Power/Ground TSVs of 3-D ICs , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[14] A. Orlandi,et al. Feature selective validation (FSV) for validation of computational electromagnetics (CEM). part II- assessment of FSV performance , 2006, IEEE Transactions on Electromagnetic Compatibility.
[15] A. Maffucci,et al. Electrothermal Analysis of Carbon Nanotubes Power Delivery Networks for Nanoscale Integrated Circuits , 2016, IEEE Transactions on Nanotechnology.
[16] Di Jiang,et al. Vertically Stacked Carbon Nanotube-Based Interconnects for Through Silicon Via Application , 2015, IEEE Electron Device Letters.
[17] T. Sarkar,et al. Analysis of Multiconductor Transmission Lines , 1988, 31st ARFTG Conference Digest.
[18] B. Sorée,et al. Temperature-Dependent Modeling and Characterization of Through-Silicon Via Capacitance , 2011, IEEE Electron Device Letters.
[19] S. R. Narasimhan,et al. Modeling of Crosstalk in Through Silicon Vias , 2013, IEEE Transactions on Electromagnetic Compatibility.
[20] M. Mitchell Waldrop,et al. The chips are down for Moore’s law , 2016, Nature.
[21] Taigon Song,et al. PDN Impedance Modeling and Analysis of 3D TSV IC by Using Proposed P/G TSV Array Model Based on Separated P/G TSV and Chip-PDN Models , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[22] Er-Ping Li,et al. Electrical Modeling and Design for 3D System Integration: 3D Integrated Circuits and Packaging, Signal Integrity, Power Integrity and EMC , 2012 .
[23] M. S. Sarto,et al. Single-Conductor Transmission-Line Model of Multiwall Carbon Nanotubes , 2010, IEEE Transactions on Nanotechnology.
[24] A. Orlandi,et al. Feature selective validation (FSV) for validation of computational electromagnetics (CEM). part I-the FSV method , 2006, IEEE Transactions on Electromagnetic Compatibility.
[25] Lingling Sun,et al. Electrothermal modelling and characterisation of submicron through-silicon carbon nanotube bundle vias for three-dimensional ICs , 2014 .
[26] Zhangming Zhu,et al. Modeling and Optimization of Multiground TSVs for Signals Shield in 3-D ICs , 2017, IEEE Transactions on Electromagnetic Compatibility.
[27] Joungho Kim,et al. Through-Silicon Via Capacitance–Voltage Hysteresis Modeling for 2.5-D and 3-D IC , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.
[28] M. Swaminathan,et al. Transient Analysis of TSV Equivalent Circuit Considering Nonlinear MOS Capacitance Effects , 2015, IEEE Transactions on Electromagnetic Compatibility.
[29] A. Naeemi,et al. Physical Modeling of Temperature Coefficient of Resistance for Single- and Multi-Wall Carbon Nanotube Interconnects , 2007, IEEE Electron Device Letters.
[30] Jaemin Kim,et al. Modeling and Analysis of Power Supply Noise Imbalance on Ultra High Frequency Differential Low Noise Amplifiers in a System-in-Package , 2010, IEEE Transactions on Advanced Packaging.
[31] Joungho Kim,et al. Electrical Design of Through Silicon Via , 2014 .
[32] Jun Fan,et al. Modeling and Application of Multi-Port TSV Networks in 3-D IC , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[33] Gaofeng Wang,et al. Transient Analysis of Through-Silicon Vias in Floating Silicon Substrate , 2017, IEEE Transactions on Electromagnetic Compatibility.
[34] Wen-Yan Yin,et al. Electromagnetic Compatibility-Oriented Study on Through Silicon Single-Walled Carbon Nanotube Bundle Via (TS-SWCNTBV) Arrays , 2012, IEEE Transactions on Electromagnetic Compatibility.
[35] Jun Fan,et al. Signal/Power Integrity Analysis for Multilayer Printed Circuit Boards Using Cascaded S-Parameters , 2010, IEEE Transactions on Electromagnetic Compatibility.