Pseudoexhaustive Test Pattern Generator with Enhanced Fault Coverage
暂无分享,去创建一个
Ondrej Novák | Jan Hlavicka | P. Golan | O. Novák | J. Hlavicka | P. Golan
[1] Paul H. Bardell,et al. Parallel Pseudorandom Sequences for Built-In Test , 1984, ITC.
[2] Donald T. Tang,et al. Logic Test Pattern Generation Using Linear Codes , 1984, IEEE Transactions on Computers.
[3] Eric Lindbloom,et al. Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..
[4] J. Bibb Cain,et al. Error-Correction Coding for Digital Communications , 1981 .
[5] Tse-yun Feng,et al. A Survey of Interconnection Networks , 1981, Computer.
[6] Edward J. McCluskey. Verification Testing - A Pseudoexhaustive Test Technique , 1984, IEEE Trans. Computers.
[7] Arnold L. Rosenberg,et al. Exhaustive Generation of Bit Patterns with Applications to VLSI Self-Testing , 1983, IEEE Transactions on Computers.
[8] S. B. Akers,et al. On the use of linear sums in exhaustive testing , 1987 .
[9] Abraham Lempel,et al. Design of universal test sequences for VLSI , 1985, IEEE Trans. Inf. Theory.
[10] Thomas W. Williams,et al. Design for Testability - A Survey , 1982, IEEE Trans. Computers.
[11] Donald T. Tang,et al. Iterative Exhaustive Pattern Generation for Logic Testing , 1984, IBM J. Res. Dev..
[12] Donald T. Tang,et al. Exhaustive Test Pattern Generation with Constant Weight Vectors , 1983, IEEE Transactions on Computers.