A 14b , 100-MS / s CMOS DAC Designed for Spectral Performance

A 14-bit, 100-MS/s CMOS digital-to-analog converter (DAC) designed for spectral performance corresponding more closely to the 14-bit specification than current implementations is presented. This DAC utilizes a nonlinearity-reducing output stage to achieve low output harmonic distortion. The output stage implements a return-to-zero (RZ) action, which tracks the DAC once it has settled and then returns to zero. This RZ circuit is designed so that the resulting RZ waveform exhibits high dynamic linearity. It also avoids the use of a hold capacitor and output buffer as in conventional track/hold circuits. At 60 MS/s, DAC spurious-free dynamic range is 80 dB for 5.1MHz input signals and is down only to 75 dB for 25.5-MHz input signals. The chip is implemented in a 0.8m CMOS process, occupies 3.69 3.91 mm2 of die area, and consumes 750 mW at 5-V power supply and 100-MS/s clock speed.

[1]  W. Groeneveld,et al.  A self calibration technique for monolithic high-resolution D/A converters , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[2]  M. Moyal,et al.  A 25 kft 768 kb/s CMOS transceiver for multiple bit-rate DSL , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[3]  Michel Steyaert,et al.  A 12-bit intrinsic accuracy high-speed CMOS DAC , 1998, IEEE J. Solid State Circuits.

[4]  Keisuke Okada,et al.  Transient Analysis of Switched Current Source , 1992 .

[5]  J.C. Garcia,et al.  A low glitch 14-bit 100 MHz D/A converter , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[6]  A.A. Abidi,et al.  A 10 b, 400 MS/s glitch-free CMOS D/A converter , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[7]  Thu-Ji Lin,et al.  A 200-MHz CMOS x/sin(x) digital filter for compensating D/A converter frequency response distortion , 1991 .

[8]  Lawrence A. Singer,et al.  12-b 125 MSPS CMOS D/A designed for spectral performance , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[9]  A. Bellaouar,et al.  Codec for echo-canceling, full-rate ADSL modems , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[10]  Georges Gielen,et al.  A 14b 150Msamples/s update rate Q2 random walk CMOS DAC , 1999 .

[11]  Marcel J. M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[12]  P. Hendriks,et al.  Specifying communications DACs , 1997 .

[13]  P. Vorenkamp,et al.  Fully bipolar, 120-Msample/s 10-b track-and-hold circuit , 1992 .

[14]  B. Wooley,et al.  A high-speed sample-and-hold technique using a Miller hold capacitance , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[15]  Michel Steyaert,et al.  Custom analog low power design: the problem of low voltage and mismatch , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.