Thermal carrier generation in charge-coupled devices

The build-up of thermally generated carriers in a charge-coupled device shift register is characterized by constructing a model for the generation inside a single shift-register bit. Using the model, theoretical response curves are constructed for two practical modes of operation where the contribution from the generation of carriers can be substantial. Experiments are presented which confirm all aspects of the theoretical response curves, including the presence of an initial period of reduced generation in one of the two modes. Procedures for determining generation parameters directly from observed CCD characteristics are presented and implemented. One generation parameter, the minority carrier lifetime τ, is determined by employing the CCD connected in a gate-controlled diode configuration; two others, the depleted surface generation velocity s0, and the general shape of the depletion layer, are determined utilizing a curve fitting procedure. The spatial variation in generation rates is also investigated and found to possess a distribution which is skewed positively and not Gaussian.

[1]  W. Read,et al.  Statistics of the Recombinations of Holes and Electrons , 1952 .

[2]  Dennis D. Buss,et al.  Transversal filtering using charge-transfer devices , 1973 .

[3]  A. S. Grove,et al.  Observation of Impurity Redistribution During Thermal Oxidation of Silicon Using the MOS Structure , 1965 .

[4]  A. S. Grove,et al.  Surface effects on p-n junctions: Characteristics of surface space-charge regions under non-equilibrium conditions , 1966 .

[5]  W. H. Chang MIS array potential calculation , 1973 .

[6]  M. F. Tompsett,et al.  Use of charge-coupled devices for delaying analog signals , 1973 .

[7]  N. L. Schryer,et al.  Information Management System: The potential in a charge-coupled device with no mobile minority carriers , 1973 .

[8]  F. P. Heiman,et al.  On the determination of minority carrier lifetime from the transient response of an MOS capacitor , 1967 .

[9]  R. Pierret,et al.  Approximate formula for surface carrier concentration in charge-coupled devices , 1974 .

[10]  R. Pierret The gate-controlled diode s0 measurement and steady-state lateral current flow in deeply depleted MOS structures , 1974 .

[11]  C. Saquin Experimental investigation of a linear 500-element 3-phase charge-coupled device , 1974 .

[12]  M. Tompsett Surface potential equilibration method of setting charge in charge-coupled devices , 1975, IEEE Transactions on Electron Devices.

[13]  Carver A. Mead,et al.  Push clocks: a new approach to charge‐coupled devices clocking , 1973 .

[14]  M. F. Tompsett,et al.  Charge-coupled imaging devices: Design considerations , 1971 .

[15]  E. H. Nicollian,et al.  The si-sio, interface – electrical properties as determined by the metal-insulator-silicon conductance technique , 1967 .

[16]  W. Bertram,et al.  A three-level metallization three-phase CCD , 1974 .

[17]  M. F. Tompsett,et al.  CHARGE COUPLED 8‐BIT SHIFT REGISTER , 1970 .

[18]  N. L. Schryer,et al.  The potential in a charge coupled device with no mobile minority carriers and zero plate separation , 1973 .

[19]  W. F. Kosonocky,et al.  Fast-interface-state losses in charge-coupled devices. , 1972 .