Bent Routing Pattern for FPGA
暂无分享,去创建一个
Lingli Wang | Hao Zhou | Xibo Sun | Lingli Wang | Hao Zhou | Xibo Sun
[1] Vaughn Betz,et al. The speed of diversity: Exploring complex FPGA routing topologies for the global metal layer , 2016, 2016 26th International Conference on Field Programmable Logic and Applications (FPL).
[2] Vwani P. Roychowdhury,et al. Segmented channel routing , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Shant Chandrakar,et al. Enhancements in UltraScale CLB Architecture , 2015, FPGA.
[4] Kia Bazargan,et al. Statistical Analysis and Design of HARP FPGAs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Jonathan Rose,et al. Nearest neighbour interconnect architecture in deep submicron FPGAs , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[6] Jianping Hu,et al. ARBSA: Adaptive Range-Based Simulated Annealing for FPGA Placement , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[7] Massoud Pedram,et al. Design and analysis of segmented routing channels for row-based FPGA's , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Valavan Manohararajah,et al. The Stratix™ 10 Highly Pipelined FPGA Architecture , 2016, FPGA.
[9] Mingjie Lin,et al. TORCH: a design tool for routing channel segmentation in FPGAs , 2008, FPGA '08.
[10] Vaughn Betz,et al. COFFE 2: Automatic Modelling and Optimization of Complex and Heterogeneous FPGA Architectures , 2019, TRETS.
[11] Yao-Wen Chang,et al. Routing-architecture-aware analytical placement for heterogeneous FPGAs , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).
[12] Dejan Markovic,et al. A Multi-Granularity FPGA With Hierarchical Interconnects for Efficient and Flexible Mobile Computing , 2015, IEEE Journal of Solid-State Circuits.
[13] Vaughn Betz,et al. Titan: Enabling large and complex benchmarks in academic CAD , 2013, 2013 23rd International Conference on Field programmable Logic and Applications.
[14] Charles Chiasson,et al. Optimization and Modeling of FPGA Circuitry in Advanced Process Technology , 2013 .
[15] Yao-Wen Chang,et al. An architecture-driven metric for simultaneous placement and global routing for FPGAs , 2000, DAC.
[16] Zvonko G. Vranesic,et al. Modelling Routing Delays in SRAM-based FPGAs , 1993 .
[17] Sung-Mo Kang,et al. An empirical model for accurate estimation of routing delay in FPGAs , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[18] Petar Borisov Minev,et al. The Virtex-5 Routing and Logic Architecture , 2009 .
[19] Martin D. F. Wong,et al. On channel segmentation design for row-based FPGAs , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.
[20] David M. Lewis,et al. Architectural enhancements in Stratix V™ , 2013, FPGA '13.
[21] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[22] Anthony J. Yu,et al. Directional and single-driver wires in FPGA interconnect , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).
[23] Sen Wang,et al. VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.
[24] W. C. Elmore. The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .
[25] Scott Hauck,et al. Totem: Custom Reconfigurable Array Generation , 2001, The 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'01).
[26] Vaughn Betz,et al. FPGA routing architecture: segmentation and buffering to optimize speed and density , 1999, FPGA '99.
[27] Kia Bazargan,et al. HARP: hard-wired routing pattern FPGAs , 2005, FPGA '05.