Design of CMOS image acquisition system based on FPGA
暂无分享,去创建一个
The paper designs a common image acquisition system for digital cameras with Camera Link interface. The system uses CMOS image sensor of 1.3 million pixels as the light-sensitive chip and high-performance FPGA as the main controller. In order to meet ease of use and high real-time demands, the system uses high-speed USB2.0 interface to transfer image data between the acquisition system and PC. Further the system reserves a communication interface with DSP though which DSP image processing functions can be easily extended in future. Therefore FPGA can communicate with DSP to achieve an embedded realtime image acquisition and processing system. The experimental results show that the system can capture images at the rate of 25 frames/s when the frame size of CMOS digital camera is set to 1280∗1024 pixels, which can meet the real-time image processing system requirements.
[1] Chen Ren-jin. High-Speed Image Acquisition System Based on Camera Link , 2013 .
[2] Song Xiang-li. High-speed Data Acquisition System Based on DSP , 2004 .
[3] Chao Li,et al. Design of Image Acquisition and Processing Based on FPGA , 2009, 2009 International Forum on Information Technology and Applications.