Novel low quantum cost reversible logic based full adders for DSP applications

[1]  Rolf Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[2]  Kirti Batish,et al.  Comparative Analysis for Performance Evaluation of Full Adders Using Reversible Logic Gates , 2018, 2018 International Conference on Intelligent Circuits and Systems (ICICS).

[3]  Anas N. Al-Rabadi,et al.  Regularity and Symmetry as a Base for Efficient Realization of Reversible Logic Circuits , 2001 .

[4]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[5]  Md. Rafiqul Islam,et al.  Minimization of reversible adder circuits , 2005 .

[6]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[7]  Md. Rafiqul Islam,et al.  Synthesis of full-adder circuit using reversible logic , 2004, 17th International Conference on VLSI Design. Proceedings..

[8]  Chingwei Yeh,et al.  Cell-based layout techniques supporting gate-level voltage scaling for low power , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Qi Wang,et al.  Power Reduction Techniques and Flows at RTL and System Level , 2009, 2009 22nd International Conference on VLSI Design.

[10]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[11]  Sofiène Tahar,et al.  Input-Conscious Approximate Multiply-Accumulate (MAC) Unit for Energy-Efficiency , 2019, IEEE Access.

[12]  Keivan Navi,et al.  Low-power, high-speed 1-bit inexact Full Adder cell designs applicable to low-energy image processing , 2017 .

[13]  Mitchell A. Thornton,et al.  Efficient adder circuits based on a conservative reversible logic gate , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[14]  R. Feynman.  Quantum mechanical computers , 1986 .

[15]  M. H. Vasantha,et al.  Reversible full/half adder with optimum power dissipation , 2016, 2016 10th International Conference on Intelligent Systems and Control (ISCO).

[16]  R. Hegde,et al.  A voltage overscaled low-power digital filter IC , 2004, IEEE Journal of Solid-State Circuits.

[17]  Wenying Zhu,et al.  A General Method of Constructing the Reversible Full-Adder , 2010, 2010 Third International Symposium on Intelligent Information Technology and Security Informatics.

[18]  Kaushik Roy,et al.  Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator , 2009, ISLPED.

[19]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[21]  Iraklis Anagnostopoulos,et al.  Weight-Oriented Approximation for Energy-Efficient Neural Network Inference Accelerators , 2020, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Muhammad Mahbubur Rahman,et al.  Synthesis of Fault Tolerant Reversible Logic Circuits , 2009, 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis.

[23]  Shih-Hsu Huang,et al.  A High-Performance Multiply-Accumulate Unit by Integrating Additions and Accumulations Into Partial Product Reduction Process , 2020, IEEE Access.

[24]  Mónico Linares Aranda,et al.  CMOS Full-Adders for Energy-Efficient Arithmetic Applications , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  H. C. Srinivasaiah,et al.  Low-Power Hybrid 1-Bit Full-Adder Circuit for Energy Efficient Arithmetic Applications , 2017, J. Circuits Syst. Comput..