Design of CNTFET-Based CCII Using gm/ID Technique for Low-Voltage and Low-Power Applications
暂无分享,去创建一个
[1] Shahram Minaei,et al. A novel super transistor-based high-performance CCII and its applications , 2018 .
[2] James D. Plummer,et al. Material and process limits in silicon VLSI technology , 2001, Proc. IEEE.
[3] Siavash Moghadami,et al. Systematic Approaches for Analysis and Design of Terahertz and Millimeter-Wave Integrated Circuits Using Carbon Nanotube FETs , 2016, Canadian Journal of Electrical and Computer Engineering.
[4] Kenneth C. Smith,et al. The current conveyor—A new circuit building block , 1968 .
[5] Yehya H. Ghallab,et al. Low-voltage subthreshold CMOS current mode circuits: Design and applications , 2017 .
[6] H. Wong,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.
[7] Sudhanshu Shekhar Jamuar,et al. Low-voltage variable current gain CCII based all-pass/notch filter , 2009 .
[8] Giuseppe Ferri,et al. Noise Determination in Differential Pair-Based Second Generation Current Conveyors , 2004 .
[9] Jan Jerabek,et al. Design of Z-copy controlled-gain voltage differencing current conveyor based adjustable functional generator , 2015, Microelectron. J..
[10] Meysam Akbari,et al. Design and analysis of folded cascode OTAs using Gm/Id methodology based on flicker noise reduction , 2015 .
[11] Shahram Minaei,et al. On the Realization of High Performance Current conveyors and their Applications , 2013, J. Circuits Syst. Comput..
[12] Fathi A. Farag,et al. Input-output Rail-to-Rail CMOS CCII for low voltage-low power applications , 2016, Microelectron. J..
[13] M. Samar Ansari,et al. Performance Evaluation of a FinFET -based Dual-Output Second Generation Current Conveyor , 2018, 2018 IEEE 18th International Conference on Nanotechnology (IEEE-NANO).
[14] Fabian Khateb,et al. A Survey of Non-conventional Techniques for Low-voltage Low-power Analog Circuit Design , 2013 .
[15] B. Wilson,et al. Recent developments in current conveyors and current-mode circuits , 1990 .
[16] S. A. Abbasi,et al. Optimized Design of a 32-nm CNFET-Based Low-Power Ultrawideband CCII , 2012, IEEE Transactions on Nanotechnology.
[17] Denis Flandre,et al. A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.
[18] M. M. Abutaleb,et al. Optimization of CNFET Parameters for High Performance Digital Circuits , 2016 .
[19] Jie Deng,et al. A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.
[20] Omid Hashemipour,et al. Design of active inductor-based current-controlled oscillators using gm/Id methodology , 2018 .
[21] Alain Fabre. Third-generation current conveyor: a new helpful active element , 1995 .
[22] L. Barboni,et al. TFET-Based Circuit Design Using the Transconductance Generation Efficiency $ {g}_{m}/ {I}_{d}$ Method , 2015, IEEE Journal of the Electron Devices Society.
[23] A. Rinzler,et al. Electronic structure of atomically resolved carbon nanotubes , 1998, Nature.
[24] Herbert Shea,et al. Carbon nanotubes: nanomechanics, manipulation, and electronic devices , 1999 .
[25] Takayuki Konishi,et al. Design Optimization of High-Speed and Low-Power Operational Transconductance Amplifier Using gm/ID Lookup Table Methodology , 2011, IEICE Trans. Electron..
[26] Shuxiang Song,et al. A high performance CNFET-based operational transconductance amplifier and its applications , 2017 .
[27] Montree Kumngern,et al. 0.3V Bulk-Driven Current Conveyor , 2019, IEEE Access.
[28] S. Iijima. Helical microtubules of graphitic carbon , 1991, Nature.
[29] M.Anto Bennet,et al. A review on carbon nanotube field effect transistors (CNTFETs) for ultra-low power applications , 2018, Renewable and Sustainable Energy Reviews.
[30] K. Banerjee,et al. Accurate Intrinsic Gate Capacitance Model for Carbon Nanotube-Array Based FETs Considering Screening Effect , 2008, IEEE Electron Device Letters.