Physical understanding of low frequency degradation of NMOS TDDB in High-k metal gate stack-based technology. Implication on lifetime assessment

This paper deals with oxide breakdown (BD) under positive gate voltage in nMOS Devices. First, a stress interruption effect is evidenced on TBD and shown to depend significantly on fabrication process. Then, based on experiments done both with the OTF monitoring methodology and the Fast measurement using Agilent B1530A, the interruption signature on MOS parameters are analyzed. Finally, Maxwell-Wagner instability followed by dielectric relaxation mechanism is found to be responsible for the stress interruption effect on TDDB nMOS.

[1]  S. C. Chen,et al.  The physical mechanism investigation of AC TDDB behavior in advanced gate stack , 2014, 2014 IEEE International Reliability Physics Symposium.

[2]  Parvis Louis Néel A NEW GATE PATTERN MEASUREMENT FOR EVALUATING THE BTI DEGRADATION IN CIRCUIT CONDITIONS , 2014 .

[3]  P. Chalker,et al.  Dielectric relaxation of high-k oxides , 2013, Nanoscale Research Letters.

[4]  G. Ghibaudo,et al.  New insight on the frequency dependence of TDDB in high-k/metal gate stacks , 2013, IEEE International Integrated Reliability Workshop Final Report.

[5]  S. Slesazeck,et al.  Influence of Frequency Dependent Time to Breakdown on High-K/Metal Gate Reliability , 2013, IEEE Transactions on Electron Devices.

[6]  E. Wu,et al.  Influence of charge trapping on failure detection and its distributions for nFET high-κ stacks , 2011, 2011 International Electron Devices Meeting.

[7]  A. Dimoulas,et al.  Maxwell-Wagner Instabilities and Defects Generation during CVS in REO-HfO2 Gate Stacks Grown on Germanium Based MOS Devices , 2010 .

[8]  T. Nigam,et al.  Impact of charge trapping on the voltage acceleration of TDDB in metal gate/high-k n-channel MOSFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[9]  L. Larcher,et al.  Mechanism of high-k dielectric-induced breakdown of the interfacial SiO2 layer , 2010, 2010 IEEE International Reliability Physics Symposium.

[10]  Andreas Kerber,et al.  Stress-induced leakage current and defect generation in nFETs with HfO2/TiN gate stacks during positive-bias temperature stress , 2009, 2009 IEEE International Reliability Physics Symposium.

[11]  J. Jameson,et al.  Charge Trapping in High-$k$Gate Stacks Due to the Bilayer Structure Itself , 2006, IEEE Transactions on Electron Devices.

[12]  D. Arnold,et al.  Impact ionization, trap creation, degradation, and breakdown in silicon dioxide films on silicon , 1993 .