论文信息 - Performance Improvement of Capacitorless Dynamic Random Access Memory Cell with Band-Gap Engineered Source and Drain

Performance Improvement of Capacitorless Dynamic Random Access Memory Cell with Band-Gap Engineered Source and Drain

A novel band-gap engineered source and drain floating body cell (BESD-FBC) for capacitorless dynamic random access memory (DRAM) Cell is proposed and investigated for the first time. The energy band offset with silicon–carbon source and drain can help to form a deeper potential well in the body region, which can effectively store more holes. Compared with normal FBC, BESD-FBC can obtain larger sensing margin and longer retention time due to more stored holes and small hole leakage current. These improvements show that the proposed BESD-FBC has great potentials for future high density capacitorless DRAM application.

[1] Control of Two Types of Dielectric Relaxation Current for Ta2O5 Metal-Insulator-Metal Capacitors , 2003 .

[2] Tsu-Jae King,et al. A capacitorless double gate DRAM technology for sub-100-nm embedded and stand-alone memory applications , 2003 .

[3] S. Okhonin,et al. A capacitor-less 1T-DRAM cell , 2002, IEEE Electron Device Letters.

[4] M.A. Alam,et al. Scaling Limits of Double-Gate and Surround-Gate Z-RAM Cells , 2007, IEEE Transactions on Electron Devices.

[5] Byung-Gook Park,et al. Capacitorless Dynamic Random Access Memory Cell with Highly Scalable Surrounding Gate Structure , 2007 .

[6] P. Kapur,et al. A Highly Scalable Capacitorless Double Gate Quantum Well Single Transistor DRAM: 1T-QW DRAM , 2008, IEEE Electron Device Letters.

[7] Ming Zhu,et al. Spacer Removal Technique for Boosting Strain in n-Channel FinFETs With Silicon-Carbon Source and Drain Stressors , 2008, IEEE Electron Device Letters.

[8] Zhichao Lu,et al. A Novel Two-Transistor Floating-Body/Gate Cell for Low-Power Nanoscale Embedded DRAM , 2008, IEEE Transactions on Electron Devices.