Review of Leakage Power Reduction in CMOS Circuits

Recent Technological advances in Wireless Communication has shown the convergence of terminals and networks that support multimedia and real-time applications. This obviously puts an immense pressure on battery of any mobile device. The CMOS has been the leading technology in today’s world of mobile communication due to its low power consumption. Reduction of leakage power in CMOS has been the research interest for the last couple of years. In CMOS integrated circuit design there is an important trade-off between technology scaling and static power consumption. In today’s CMOS technology the leakage power consumption plays a significant role. As we approaching to nano-scale design the total chip power consumption becomes dependent on leakage power. Increasing the battery life in mobile wireless communication and mobile computing and similar other applications is the topic of research now-a days... Further, since the leakage of battery exists even when devices are in idle state makes leakage power loss most critical in CMOS VLSI circuits. Many techniques have been evolved to tackle the problem and its still in progress. This paper mainly focuses on the review of various works done in this field till today’s date. Further a review of recent work done on a new technique LSSR (Lector Stack State Retention Technique) is discussed in the paper.

[1]  Sudha Nayar.  A NEW APPROACH FOR Leakage Power Reduction Techniques in Deep Submicron Technologies in CMOS CIRCUIT for VLSI Applications , 2013 .

[2]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[3]  Pradeep S R Pratibha S R Laxmi C Praveenkumar.  LSSR : LECTOR Stacked State Retention technique A novel Leakage reduction and State retention Technique in low power VLSI design , 2013 .

[4]  Eitan N. Shauly,et al.  CMOS Leakage and Power Reduction in Transistors and Circuits: Process and Layout Considerations , 2012 .

[5]  Mark C. Johnson,et al.  Leakage control with efficient use of transistor stacks in single threshold CMOS , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[6]  N. Ranganathan,et al.  LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  S Rajeswari,et al.  Design and Power Optimization of MTCMOScircuits using Power GatingTechniques , 2013 .

[8]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[9]  Krisztián Flautner,et al.  Automatic Performance Setting for Dynamic Voltage Scaling , 2001, MobiCom '01.

[10]  Mohamed I. Elmasry,et al.  Power dissipation analysis and optimization of deep submicron CMOS digital circuits , 1996, IEEE J. Solid State Circuits.

[11]  E. A. Amerasekera,et al.  Failure Mechanisms in Semiconductor Devices , 1987 .

[12]  Mark C. Johnson,et al.  Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks , 1998, ISLPED '98.

[13]  Yong-Bin Kim,et al.  Optimal Body Biasing for Minimum Leakage Power in Standby Mode , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[14]  Massoud Pedram,et al.  Technology mapping for low leakage power and high speed with hot-carrier effect consideration , 2003, ASP-DAC '03.

[15]  Vinay Kumar Madasu,et al.  Leakage Power Reduction by Using Sleep Methods , 2013 .

[16]  Anantha Chandrakasan,et al.  Transistor sizing issues and tool for multi-threshold CMOS technology , 1997, DAC.

[17]  Youngsoo Shin,et al.  Design and Optimization of Power-Gated Circuits With Autonomous Data Retention , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Tc Deptt.  Standby Leakage Reduction in Nanoscale CMOS VLSI Circuits , 2010 .

[19]  Vincent John Mooney,et al.  Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[20]  B. Dilip,et al.  LEAKAGE POWER REDUCTION IN CMOS CIRCUITS USING LEAKAGE CONTROL TRANSISTOR TECHNIQUE IN NANOSCALE TECHNOLOGY , 2012 .

[21]  P. D. T. O’Connor,et al.  Book Review: Failure mechanisms in semiconductor devices. By E.A.Amerasekera and F.N.Najm, Chichester:Wiley, 1997 , 1998 .