Low-power control architecture for embedded processors

This paper presents a low-power design strategy to implement the control architecture of embedded processors. Instead of using power demanding memories to store instruction words, we exploit the way instructions are coded, and substitute for the memory array with a specialized reconfigurable combinational circuit, with lower power requirements. The paper also presents the implementation of the technique in an FPGA-based microcontroller.

[1]  Takao Onoye,et al.  Low-power consumption architecture for embedded processor , 1996, 2nd International Conference on ASIC.

[2]  Marc Tremblay,et al.  The visual instruction set (VIS) in UltraSPARC , 1995, Digest of Papers. COMPCON'95. Technologies for the Information Superhighway.

[3]  Klaus Buchenrieder,et al.  A scalable architecture for multi-threaded Java applications , 1998, Proceedings Design, Automation and Test in Europe.

[4]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[5]  Manfred Schlett.  Trends in Embedded-Microprocessor Design , 1998, Computer.

[6]  Chaitali Chakrabarti,et al.  Memory exploration for low power, embedded systems , 1999, DAC '99.

[7]  Norman P. Jouppi,et al.  CACTI: an enhanced cache access and cycle time model , 1996, IEEE J. Solid State Circuits.

[8]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[9]  Deekap Mulchandani.  Java for Embedded Systems , 1998, IEEE Internet Comput..

[10]  Mike O'Connor,et al.  PicoJava: A Direct Execution Engine For Java Bytecode , 1998, Computer.

[11]  Frank Yellin,et al.  The Java Virtual Machine Specification , 1996 .

[12]  William H. Mangione-Smith,et al.  Filtering Memory References to Increase Energy Efficiency , 2000, IEEE Trans. Computers.

[13]  Margaret Martonosi,et al.  Dynamically exploiting narrow width operands to improve processor power and performance , 1999, Proceedings Fifth International Symposium on High-Performance Computer Architecture.

[14]  Trevor N. Mudge,et al.  Power: A First-Class Architectural Design Constraint , 2001, Computer.

[15]  Luca Benini,et al.  Selective instruction compression for memory energy reduction in embedded systems , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[16]  Takao Onoye,et al.  A low-power-consumption architecture for embedded processors , 1998 .

[17]  Hiroto Yasuura,et al.  A power reduction technique with object code merging for application specific embedded processors , 2000, DATE '00.

[18]  Wayne H. Wolf,et al.  SAMC: a code compression algorithm for embedded processors , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[19]  Uri C. Weiser,et al.  MMX technology extension to the Intel architecture , 1996, IEEE Micro.

[20]  I. Xilinx.  Virtex series configuration architecture user guide , 2000 .

[21]  Luigi Carro,et al.  Efficient architecture for FPGA-based microcontrollers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[22]  Ruby B. Lee.  Subword parallelism with MAX-2 , 1996, IEEE Micro.

[23]  Yvon Savaria,et al.  A method to derive application-specific embedded processing cores , 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518).

[24]  L. Carro,et al.  A comparison of microcontrollers targeted to FPGA-based embedded applications , 2000, Proceedings 13th Symposium on Integrated Circuits and Systems Design (Cat. No.PR00843).

[25]  Luigi Carro,et al.  Making Java Work for Microcontroller Applications , 2001, IEEE Des. Test Comput..

[26]  Hiroyuki Tomiyama,et al.  Instruction scheduling for power reduction in processor-based system design , 1998, Proceedings Design, Automation and Test in Europe.