A module generator for high speed CMOS current output digital/analog converters

This paper presents a module generator for Digital/Analog Converter (DAC) circuits. A combination of circuit simulation and DAC design equations is used to estimate performance. A new constrained optimization method is used to determine design variable values. The layout is created using stretching and tiling operations on a set of primitive cells. Close coupling of optimization and layout allows accurate incorporation of layout parasitics in optimization. Prototypes have been demonstrated for an 8-bit, 100-MHz specification, driving a 37.5-ohm video load, and a static 10-bit specification, driving a 4 mA full-scale output current. Both designs use a 5-V supply in a standard 1.2 /spl mu/m CMOS process.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  CADICS-cyclic analog-to-digital converter synthesis , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[2]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  E. Charbon,et al.  Top-down, constraint-driven design methodology based generation of n-bit interpolative current source D/A converters , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[4]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[5]  A. Maeda,et al.  A 10-bit 70 MS/s CMOS D/A converter , 1991, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[6]  D. Hodges,et al.  A 60ns glitch free NMOS DAC , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[7]  L. Letham,et al.  A high-performance CMOS 70-MHz palette/DAC , 1987 .

[8]  Ignacio E. Grossmann,et al.  An outer-approximation algorithm for a class of mixed-integer nonlinear programs , 1986, Math. Program..