Design of a standing wave oscillator based PLL

This paper introduces a new PLL architecture which uses resonant standing wave oscillator (SWO). The SWO uses varactors to tune the oscillator frequency by two means. Coarse tuning is achieved by setting the control voltages of a number of configuration varactors that participate in the oscillation. Fine tuning of the oscillator frequency is achieved by setting the number of varactors which are controlled by the output of the charge pump. In addition, we realize mode tuning by changing the oscillator architecture to enlarge the frequency tuning range. We have validated our PLL design in a 28nm process technology. Simulation results show that, this PLL provides a frequency locking range from ∼1.5GHz to ∼7.5GHz. We have also realized the main modules of this PLL in a chip. The test results show that the SWO can work steadily on 2.8GHz, and other modules can work on 6 GHz.

[1]  Matthew R. Guthaus,et al.  Distributed resonant clock grid synthesis (ROCKS) , 2011, 2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC).

[2]  Hannu Tenhunen,et al.  Concurrent chip package design for global clock distribution network using standing wave approach , 2005, Sixth international symposium on quality electronic design (isqed'05).

[3]  Frank O'Mahony,et al.  A 10-GHz global clock distribution using coupled standing-wave oscillators , 2003 .

[4]  N. Tzartzanis,et al.  A 40–44 Gb/s 3$\times$ Oversampling CMOS CDR/1:16 DEMUX , 2007, IEEE Journal of Solid-State Circuits.

[5]  Matthew R. Guthaus,et al.  Library-aware resonant clock synthesis (LARCS) , 2012, DAC Design Automation Conference 2012.

[6]  Vinayak Honkote,et al.  Custom rotary clock router , 2008, 2008 IEEE International Conference on Computer Design.

[7]  Vinayak Honkote.  Design Automation and Analysis of Resonant Rotary Clocking Technology , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[8]  Baris Taskin,et al.  High-Performance, Low-Power Resonant Clocking: Embedded tutorial , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Sunil P. Khatri,et al.  A low-jitter phase-locked resonant clock generation and distribution scheme , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).

[10]  Wei Zhang,et al.  Design and simulation of a standing wave oscillator based PLL , 2016, Frontiers of Information Technology & Electronic Engineering.

[11]  Sunil P. Khatri,et al.  Interconnected Tile Standing Wave Resonant Oscillator Based Clock Distribution Circuits , 2011, 2011 24th Internatioal Conference on VLSI Design.

[12]  Sunil P. Khatri,et al.  A PLL design based on a standing wave resonant oscillator , 2009, 2009 IEEE International Conference on Computer Design.

[13]  Sunil P. Khatri,et al.  Clock Distribution Scheme using Coplanar Transmission Lines , 2008, 2008 Design, Automation and Test in Europe.