Load-store reordering for low-power multimedia data transfers
暂无分享,去创建一个
[1] Nikil D. Dutt,et al. Low-power memory mapping through reducing address bus activity , 1999, IEEE Trans. Very Large Scale Integr. Syst..
[2] Sung-Mo Kang,et al. Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).
[3] Ramesh Karri,et al. Simultaneous scheduling and binding for power minimization during microarchitecture synthesis , 1995, ISLPED '95.
[4] Anantha P. Chandrakasan,et al. Low-power CMOS digital design , 1992 .
[5] Takayasu Sakurai,et al. Coupling-driven bus design for low-power application-specific systems , 2001, DAC '01.
[6] Taewhan Kim,et al. Coupling-aware high-level interconnect synthesis [IC layout] , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..