Load-store reordering for low-power multimedia data transfers

We present a load-store reordering technique for low-power multimedia data transfers. The proposed technique is based on two common characteristics of multimedia applications: (1) many multimedia streams have a strong spatial locality and (2) output data generated by many multimedia operations are significantly different from the input data. In this paper, we propose a compiler-level technique which combines loop unrolling and load-store scheduling to minimize both the self and coupled transition power on a data bus. Experimental results show that the total amount of the transition activities is reduced on average by 21.3% over the original code for many image processing applications.

[1]  Nikil D. Dutt,et al.  Low-power memory mapping through reducing address bus activity , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Sung-Mo Kang,et al.  Coupling-driven signal encoding scheme for low-power interface design , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[3]  Ramesh Karri,et al.  Simultaneous scheduling and binding for power minimization during microarchitecture synthesis , 1995, ISLPED '95.

[4]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[5]  Takayasu Sakurai,et al.  Coupling-driven bus design for low-power application-specific systems , 2001, DAC '01.

[6]  Taewhan Kim,et al.  Coupling-aware high-level interconnect synthesis [IC layout] , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..