IR-drop management CAD techniques in FPGAs for power grid reliability

The design of power grid network is critical in scaled technologies for reliable operation of a circuit. This paper presents novel CAD techniques for mitigating IR-drops in FPGAs. Placement and routing techniques are developed in the paper for improving the voltage profile of the power grid network. The proposed techniques not only improve the minimum voltage at any node in the FPGA power grid, but also reduces the variance of the supply voltage distribution across all the nodes in the power grid. An improvement of up to 7% in the minimum Vdd and up to 66% reduction in standard deviation of Vdd is obtained from the design technique proposed in this paper.

[1]  Rajendran Panda,et al.  Optimal placement of power-supply pads and pins , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Mohab Anis,et al.  An analytical state dependent leakage power model for FPGAs , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[3]  Vaughn Betz,et al.  Timing-driven placement for FPGAs , 2000, FPGA '00.

[4]  Kaustav Banerjee,et al.  Analysis of IR-drop scaling with implications for deep submicron P/G network designs , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..

[5]  Vaughn Betz,et al.  Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.

[6]  Steven J. E. Wilton,et al.  A Flexible Power Model for FPGAs , 2002, FPL.

[7]  Sachin S. Sapatnekar,et al.  Analysis and optimization of structured power/ground networks , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  Sachin S. Sapatnekar,et al.  Congestion-aware topology optimization of structured power/ground networks , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Yu Cao,et al.  Predictive Technology Model for Nano-CMOS Design Exploration , 2006, 2006 1st International Conference on Nano-Networks and Workshops.

[10]  Sheldon X.-D. Tan,et al.  Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Malgorzata Marek-Sadowska,et al.  On-chip power-supply network optimization using multigrid-based technique , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Sachin S. Sapatnekar,et al.  Fast analysis and optimization of power/ground networks , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[13]  Sachin S. Sapatnekar,et al.  Partition-based algorithm for power grid design using locality , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.