Design methodology for VLSI implementation of image and video coding algorithms—a case study

In this chapter a methodology for the design of VLSI circuits for image and video coding applications is presented. In each section a different phase of the design procedure is discussed, along with a description of the involved software environments. An example of an area efficient single-chip implementation of a JPEG coder is presented to illustrate the methodology.

[1]  Fausto Pellandini,et al.  BIT-SERIAL PARALLEL PROCESSING VLSI ARCHITECTURE FOR A BLOCK MATCHING MOTION ESTIMATION ALGORITHM , 1994 .

[2]  R. Hartley,et al.  Digit-Serial Computation , 1995 .

[3]  Fausto Pellandini,et al.  VLSI systems for image compression: a power-consumption/image-resolution trade-off approach , 1996, Other Conferences.

[4]  P. Yip,et al.  Discrete Cosine Transform: Algorithms, Advantages, Applications , 1990 .

[5]  Joan L. Mitchell,et al.  JPEG: Still Image Data Compression Standard , 1992 .

[6]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[7]  P. W. Jones,et al.  Digital Image Compression Techniques , 1991 .

[8]  Murat Kunt,et al.  Traitement numérique des images , 1993 .

[9]  Stewart Smith,et al.  Serial-Data Computation , 1987 .

[10]  Peter B. Denyer,et al.  VLSI Signal Processing: A Bit-Serial Approach , 1985 .

[11]  Shawmin Lei,et al.  An entropy coding system for digital HDTV applications , 1991, IEEE Trans. Circuits Syst. Video Technol..

[12]  Konstantinos Konstantinides,et al.  Image and video compression standards , 1995 .

[13]  Cornelius T. Leondes.  Algorithms and Architectures , 1997 .

[14]  Bede Liu,et al.  A new hardware realization of digital filters , 1974 .

[15]  Carla S. Williams,et al.  Visual language and software development environment for image processing , 1990, Int. J. Imaging Syst. Technol..

[16]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .