A 1V 1.7mW 25GHz transformer-feedback divide-by-3 frequency divider with quadrature outputs

A transformer-feedback injection-locked divide-by-3 frequency divider (ILFD) is proposed. Employing a transformer feedback, the divider can achieve high performance in terms of low voltage, high frequency, and low power consumption. Fabricated in a 0.13-mum CMOS process and operated at a 1-V supply voltage, the divider prototype measures an input frequency range from 22.7 GHz to 25.1 GHz with 2nd and 3rd harmonic tones of -45 dBc and -40 dBc respectively. With quadrature outputs, the divider achieves a sideband rejection ratio of 40 dB while consuming 1.7 mW and occupying an active area of 0.23 mm2.

[1]  F. Svelto,et al.  Analysis and design of injection-locked LC dividers for quadrature generation , 2004, IEEE Journal of Solid-State Circuits.

[2]  Behzad Razavi.  Heterodyne Phase Locking: A Technique for High-Frequency Division , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  R. A. Hadaway,et al.  Monolithic transformers for silicon RF IC design , 1998, Proceedings of the 1998 Bipolar/BiCMOS Circuits and Technology Meeting (Cat. No.98CH36198).

[4]  B. Razavi,et al.  Heterodyne Phase Locking: A Technique for High-Speed Frequency Division , 2007, IEEE Journal of Solid-State Circuits.

[5]  T. Lee,et al.  Superharmonic injection-locked frequency dividers , 1999, IEEE J. Solid State Circuits.

[6]  Lin Zhang,et al.  A 16-to-18GHz 0.18-m Epi-CMOS Divide-by-3 Injection-Locked Frequency Divider , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Chorng-Kuang Wang,et al.  A regenerative semi-dynamic frequency divider for mode-1 MB-OFDM UWB hopping carrier generation , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..