A 52-Gb/s ADC-Based PAM-4 Receiver With Comparator-Assisted 2-bit/Stage SAR ADC and Partially Unrolled DFE in 65-nm CMOS

The emergence of four-level pulse amplitude modulation (PAM-4) standards to increase data rates motivates the use of receiver front ends that utilize high-speed analog-to-digital converters (ADCs) followed by digital signal processing (DSP) to provide robust digital equalization. This paper presents an ADC-based PAM-4 receiver employing a 32-way time-interleaved, 2-bit/stage, 6-bit successive approximation register (SAR) ADC with a single capacitive reference digital-to-analog converter (DAC) and a digital equalizer consisting of a 12-tap feed-forward equalizer (FFE) and a two-tap decision-feedback equalizer (DFE). A new digital DFE architecture that reduces the complexity of a PAM-4 DFE to that of a binary non-return-to-zero (NRZ) DFE, while simultaneously nearly doubling the maximum achievable data rate, is presented. Partial analog equalization is provided in the receiver front end in the form of a programmable two-stage continuous-time linear equalizer (CTLE) and a three-tap FFE that is embedded in the ADC using a non-binary FFE DAC to improve the FFE coefficient coverage space. This partial analog equalization allows placement of the digital baud-rate clock and data recovery (CDR) system’s Mueller–Muller phase detector directly at the ADC output to avoid excessive loop delay. Fabricated in GP 65-nm CMOS, the receiver achieves 32-Gb/s operation at a bit error rate (BER) < $10^{-9}$ with a 30-dB loss channel and 52-Gb/s operation at a BER < $10^{-6}$ with a 31-dB loss channel without utilizing any transmit equalization. The complete ADC-based receiver achieves a 52-Gb/s power efficiency of 8.06 pJ/bit, including all the front end, ADC, and DSP power.

[1]  Samuel Palermo,et al.  A 25 GS/s 6b TI Two-Stage Multi-Bit Search ADC With Soft-Decision Selection Algorithm in 65 nm CMOS , 2017, IEEE Journal of Solid-State Circuits.

[2]  Ramón González Carvajal,et al.  The flipped voltage follower: a useful cell for low-voltage low-power circuit design , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Samuel Palermo,et al.  A 10 Gb/s Hybrid ADC-Based Receiver With Embedded Analog and Per-Symbol Dynamically Enabled Digital Equalization , 2016, IEEE Journal of Solid-State Circuits.

[4]  Lei Zhou,et al.  A 40-to-56 Gb/s PAM-4 Receiver With Ten-Tap Direct Decision-Feedback Equalization in 16-nm FinFET , 2017, IEEE Journal of Solid-State Circuits.

[5]  K. Mueller,et al.  Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..

[6]  Nan Sun,et al.  A 10-b 2b/cycle 300MS/s SAR ADC with a single differential DAC in 40nm CMOS , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[7]  Luca Selmi,et al.  A Design Methodology for MOS Current-Mode Logic Frequency Dividers , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Rui Paulo Martins,et al.  A 3.8mW 8b 1GS/s 2b/cycle interleaving SAR ADC with compact DAC structure , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[9]  Andreas Kaiser,et al.  Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits , 1999 .

[10]  Yang-Hang Fan,et al.  A 56 Gb/s PAM4 receiver with low-overhead threshold and edge-based DFE FIR and IIR-tap adaptation in 65nm CMOS , 2018, 2018 IEEE Custom Integrated Circuits Conference (CICC).

[11]  John T. Stonick,et al.  A digital clock and data recovery architecture for multi-gigabit/s binary links , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[12]  J.H. Winters,et al.  Techniques for High-Speed Implementation of Nonlinear Cancellation , 1991, IEEE J. Sel. Areas Commun..

[13]  Lei Zhou,et al.  6.3 A 40-to-56Gb/s PAM-4 receiver with 10-tap direct decision-feedback equalization in 16nm FinFET , 2017, 2017 IEEE International Solid-State Circuits Conference (ISSCC).

[14]  Samuel Palermo,et al.  A 32 Gb/s ADC-Based PAM-4 Receiver with 2-bit/Stage SAR ADC and Partially-Unrolled DFE , 2019, 2019 IEEE Custom Integrated Circuits Conference (CICC).

[15]  Hongtao Zhang,et al.  A 56-Gb/s PAM4 Wireline Transceiver Using a 32-Way Time-Interleaved SAR ADC in 16-nm FinFET , 2017, IEEE Journal of Solid-State Circuits.

[16]  Junho Cho,et al.  A fully adaptive 19-to-56Gb/s PAM-4 wireline transceiver with a configurable ADC in 16nm FinFET , 2018, 2018 IEEE International Solid - State Circuits Conference - (ISSCC).

[17]  C. Zimmermann,et al.  A 10-gb/s CMOS clock and data recovery circuit with an analog phase interpolator , 2005, IEEE Journal of Solid-State Circuits.

[18]  Patrick Chiang,et al.  A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[19]  Keshab K. Parhi.  Design of multigigabit multiplexer-loop-based decision feedback equalizers , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[20]  Masum Hossain,et al.  Channel-Adaptive ADC and TDC for 28 Gb/s PAM-4 Digital Receiver , 2018, IEEE Journal of Solid-State Circuits.

[21]  Anthony Chan Carusone,et al.  International Solid-State Circuits Conference ISSCC 2018 / SESSION 6 / ULTRA-HIGH-SPEED WIRELINE / 6 . 5 6 . 5 A 64 Gb / s PAM-4 Transceiver Utilizing an Adaptive Threshold ADC in 16 nm FinFET , 2019 .

[22]  Shouli Yan,et al.  A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13 µm CMOS , 2009, IEEE J. Solid State Circuits.