ESD compact-simulation: investigation of inverter failure

Abstract. An ESD failure occurring inside the core circuitry known as “inverter failure" will be presented and analysed in this paper. The compact model utilised for this investigation is shortly presented. It will be shown that not only properties of the failed structure are relevant, but also surrounding circuitry. So the gate of an inverter will be connected during the simulations in diverse ways to VDD and VSS. The different possibilities of influence of pre drivers can be appraised in this way. In order to achieve a detailed understanding of the individual failure, it is necessary to include ambient circuitry as well as parasitics like resistors and capacitances.

[1]  H. Gieser,et al.  Bipolar model extension for MOS transistors considering gate coupling effects in the HBM ESD domain , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[2]  Scott Smith,et al.  Unique ESD failure mechanisms during negative to WC 13bm tests , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[3]  C. Duvvury,et al.  A simulation study of HBM failure in an internal clock buffer and the design issues for efficient power pin protection strategy , 1998, Electrical Overstress/ Electrostatic Discharge Symposium Proceedings. 1998 (Cat. No.98TH8347).

[4]  J. Ebers,et al.  Large-Signal Behavior of Junction Transistors , 1954, Proceedings of the IRE.

[5]  E. A. Amerasekera,et al.  ESD in silicon integrated circuits , 1995 .