Advanced metallization scheme for 3×50µm via middle TSV and beyond

An advanced Via-Middle TSV metallization scheme is presented, featuring a high conformal ALD oxide liner, a thermal ALD WN barrier, an electroless NiB platable seed and a high throughput copper ECD filling process. Because of the high conformality of the WN barrier and NiB seed, these layers can be deposited very thinly, reducing the cost significantly, while still guaranteeing continuous barrier/seed layers all along the TSV sidewall till the bottom of the TSV. This metallization scheme has been successfully processed on 3 m diameter and 50 m deep Via-Middle TSVs, showing void-free copper fill in FIB cross-sections. Good adhesion between liner, barrier and seed was maintained during the processing, including the post plate anneal which is present to reduce the copper pumping. The polishing of the NiB seed and WN barrier has been optimized in order to limit the recess of these layers at the top of the TSV. Electrical results are shown, proving the maturity of this new TSV middle process scheme. Low leakage current in both accumulation and depletion mode is measured. The flat band voltage is low as well, indicating little ionic contamination in the liner oxide. The intrinsic integrity of the liner and the ability of the barrier to prevent Cu diffusion from TSV to silicon has been verified, using the established controlled I-V method. High field acceleration factors are extracted, ensuring good reliability of this advanced and scalable 3×50 TSV middle module.

[1]  S. Pamarthy,et al.  Process Integration Considerations for 300 mm TSV Manufacturing , 2009, IEEE Transactions on Device and Materials Reliability.

[2]  E. Sleeckx,et al.  A Conformal Oxide Liner for Through Silicon Vias by Pulsed SA-CVD Deposition , 2009 .

[3]  E. Beyne,et al.  Implementation of an industry compliant, 5×50μm, via-middle TSV technology on 300mm wafers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[4]  K. Croes,et al.  Electrical characterization method to study barrier integrity in 3D through-silicon vias , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[5]  C. Chung,et al.  Properties of isolation liner and electrical characteristics of high aspect ratio TSV in 3D stacking technology , 2012, 2012 SEMI Advanced Semiconductor Manufacturing Conference.

[6]  G. Beyer,et al.  Copper through silicon via induced keep out zone for 10nm node bulk FinFET CMOS technology , 2013, 2013 IEEE International Electron Devices Meeting.