Finite Delay Response Harmonic Filters

This paper proposes a theory of harmonic filters and their mathematical models, applicable to periodically time varying (PTV) systems perturbed by a large periodic signal. The harmonic filters are based on a series of finite time delay and weighted sum operations, which allow selection or rejection of an input fundamental tone and/or its harmonics in a periodic manner. The harmonic filters are essentially array processors and can be analogous to digital FIR filters. The paper discusses optimum ways of choosing filter coefficients, time delays, and weights for the harmonic rejections and selections, equivalent to lowpass filters and highpass filters, respectively. Mathematical models for effects of hardware mismatches, weight and delay mismatches, on the filtering performance are provided and verified through ADS behavioral statistical simulations. The theory can be applicable to design quasi-sinusoidal mixers for a quality spectral purity, or harmonic carrier modulators and demodulators for high frequency applications .

[1]  Jaeyoung Choi,et al.  A CMOS Wideband RF Front-End With Mismatch Calibrated Harmonic Rejection Mixer for Terrestrial Digital TV Tuner Applications , 2010, IEEE Transactions on Microwave Theory and Techniques.

[2]  Jianhong Xiao,et al.  An embedded 65 nm CMOS baseband IQ 48 MHz-1 GHz dual tuner for DOCSIS 3.0 , 2009, IEEE Communications Magazine.

[3]  K. Vavelidis,et al.  A 65 nm CMOS Multistandard, Multiband TV Tuner for Mobile and Multimedia Applications , 2008, IEEE Journal of Solid-State Circuits.

[4]  E. Sánchez-Sinencio,et al.  A Highly Linear Low-Noise Amplifier , 2006, IEEE Transactions on Microwave Theory and Techniques.

[5]  Seung Jun Lee,et al.  A 54–862-MHz CMOS Transceiver for TV-Band White-Space Device Applications , 2011, IEEE Transactions on Microwave Theory and Techniques.

[6]  Kevin McClaning McClaning,et al.  Wireless Receiver Design for Digital Communications , 2012 .

[7]  P. Peebles Probability, Random Variables and Random Signal Principles , 1993 .

[8]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[9]  Alan V. Oppenheim,et al.  Discrete-time signal processing (2nd ed.) , 1999 .

[10]  Serge Toutain,et al.  A 60 dB Harmonic Rejection Mixer for Digital Terrestrial TV Tuner , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Bang-Sup Song,et al.  A 48–860 MHz CMOS Low-IF Direct-Conversion DTV Tuner , 2008, IEEE Journal of Solid-State Circuits.

[12]  Eisse Mensink,et al.  Distortion cancellation by polyphase multipath circuits , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..

[13]  Atila Alvandpour,et al.  Design and Analysis of a Class-D Stage With Harmonic Suppression , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Kuduck Kwon,et al.  A 50–300-MHz Highly Linear and Low-Noise CMOS $Gm{\hbox{-}}C$ Filter Adopting Multiple Gated Transistors for Digital TV Tuner ICs , 2009 .

[15]  Donggu Im,et al.  A Broadband CMOS RF Front-End for Universal Tuners Supporting Multi-Standard Terrestrial and Cable Broadcasts , 2012, IEEE Journal of Solid-State Circuits.

[16]  Barrie Gilbert,et al.  The multi-tanh principle: a tutorial overview , 1998, IEEE J. Solid State Circuits.

[17]  Lawrence E. Larson,et al.  An Improved Broadband High Linearity SiGe HBT Differential Amplifier , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[18]  Nikos Haralabidis,et al.  CMOS tuners for mobile TV , 2006, IEEE Communications Magazine.

[19]  Li Lin,et al.  A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).