Finite Wordlength Analysis and Adaptive Decoding for Turbo/MAP Decoders

Turbo decoders inherently require large hardware for VLSI implementation as a large amount of memory is required to store incoming data and intermediate computation results. Design of highly efficient Turbo decoders requires reduction of hardware size and power consumption. In this paper, finite precision effects on the performance of Turbo decoders are analyzed and the optimal word lengths of variables are determined considering tradeoffs between the performance and the hardware cost. It is shown that the performance degradation from the infinite precision is negligible if 4 bits are used for received bits and 6 bits for the extrinsic information. The state metrics normalization method suitable for Turbo decoders is also discussed. This method requires small amount of hardware and its speed does not depend on the number of states. Furthermore, we propose a novel adaptive decoding approach which does not lead to performance degradation and is suitable for VLSI implementation.

[1]  K.K. Parhi,et al.  Decoding metrics and their applications in VLSI turbo decoders , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[2]  C. Heegard,et al.  Interleaver design methods for turbo codes , 1998, Proceedings. 1998 IEEE International Symposium on Information Theory (Cat. No.98CH36252).

[3]  Jah-Ming Hsu,et al.  A parallel decoding scheme for turbo codes , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[4]  Keshab K. Parhi,et al.  High-performance, low-complexity vlsi design in turbo decoders , 2000 .

[5]  Alain Glavieux,et al.  Reflections on the Prize Paper : "Near optimum error-correcting coding and decoding: turbo codes" , 1998 .

[6]  Keshab K. Parhi,et al.  Efficient approaches to improving performance of VLSI SOVA-based turbo decoders , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[7]  A. R. Hammons,et al.  On the design of prunable interleavers for turbo codes , 1999, 1999 IEEE 49th Vehicular Technology Conference (Cat. No.99CH36363).

[8]  Nam C. Phamdo,et al.  Turbo decoders which adapt to noise distribution mismatch , 1998, IEEE Communications Letters.

[9]  Patrick Robertson,et al.  A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain , 1995, Proceedings IEEE International Conference on Communications ICC '95.

[10]  Kar-Ming Cheung,et al.  Quantization loss in convolutional decoding , 1993, IEEE Trans. Commun..

[11]  S. S. Pietrobon.  Implementation and performance of a turbo/MAP decoder , 1998 .

[12]  J. Hagenauer,et al.  Decoding "turbo"-codes with the soft output Viterbi algorithm (SOVA) , 1994, Proceedings of 1994 IEEE International Symposium on Information Theory.

[13]  A. Glavieux,et al.  Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.

[14]  Patrick Robertson,et al.  Illuminating the structure of code and decoder of parallel concatenated recursive systematic (turbo) codes , 1994, 1994 IEEE GLOBECOM. Communications: The Global Bridge.

[15]  Dariush Divsalar,et al.  Soft-Output Decoding Algorithms in Iterative Decoding of Turbo Codes , 1996 .

[16]  Wayne E. Stark,et al.  VLSI design and implementation of low-complexity adaptive turbo-code encoder and decoder for wireless mobile communication applications , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[17]  Paul H. Siegel,et al.  VLSI architectures for metric normalization in the Viterbi algorithm , 1990, IEEE International Conference on Communications, Including Supercomm Technical Sessions.

[18]  Keshab K. Parhi,et al.  VLSI implementation issues of TURBO decoder design for wireless applications , 1999, 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461).

[19]  P. M. Chau,et al.  Reconfigurable signal processor for channel coding and decoding in low SNR wireless communications , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[20]  Stephen G. Wilson,et al.  SNR mismatch and online estimation in turbo decoding , 1998, IEEE Trans. Commun..

[21]  Andrew J. Viterbi,et al.  An Intuitive Justification and a Simplified Implementation of the MAP Decoder for Convolutional Codes , 1998, IEEE J. Sel. Areas Commun..

[22]  Joachim Hagenauer,et al.  A Viterbi algorithm with soft-decision outputs and its applications , 1989, IEEE Global Telecommunications Conference, 1989, and Exhibition. 'Communications Technology for the 1990s and Beyond.