论文信息 - A 256-Mb DRAM with 100 MHz serial I/O ports for storage of moving pictures

A 256-Mb DRAM with 100 MHz serial I/O ports for storage of moving pictures

A 256-Mb DRAM with refresh-free-FIFO function for storage of moving pictures has been developed using 0.25-/spl mu/m CMOS technology. An operating current of 73 mA (reduction of 52% compared with a conventional circuit) has been achieved at 100 MHz based on introducing (1) a suppressed High(H)-level differential data transfer scheme which ran be operated at 0.6 V, (2) a new pre-charge method which features a 1/2 VCC precharge level in read cycle and VSS pre-charge level in write cycle, and (3) a divided operation of array circuits for serial access. >

[1] Toshio Takeshima,et al. A 30-ns 256-Mb DRAM with a multidivided array structure , 1993 .

[2] Toshiya Uchida,et al. A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture , 1991 .

[3] Masashi Horiguchi,et al. 256 Mb DRAM technologies for file applications , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[4] Toshio Yamada,et al. A 50-MHz 8-Mbit video RAM with a column direction drive sense amplifier , 1990 .

[5] Kiyoo Itoh,et al. Power Reduction Techniques in Megabit DRAM's , 1986 .

[6] Masaru Sasago,et al. A 64-Mb DRAM with meshed power line , 1991 .