Survey on flash technology with specific attention to the critical process parameters related to manufacturing

In this paper, the history of flash processes will be presented, starting with the 1.2-/spl mu/m technology to the most current technology. The front- and back-end process modules will be reviewed taking into account the main impact on cell functionality and reliability. In particular, the lithographic and mask issues, the diffusion and cleaning process steps, the chemical mechanical planarization technique to improve planarization, and the high-energy and large-tilted implant will be covered. Finally, the process and equipment trends for the next-generation flash technology will be presented.

[1]  P. Zabberoni,et al.  A Triple-well Architecture for Low-voltage Operation in Submicron CMOS Devices , 1996, ESSDERC '96: Proceedings of the 26th European Solid State Device Research Conference.

[2]  Roderick R. Kunz,et al.  Critical issues in 157 nm lithography , 1998 .

[3]  Burn Jeng Lin.  Optimum numerical aperture for optical projection microlithography , 1991, Other Conferences.

[4]  H. Araki,et al.  ONO inter-poly dielectric scaling for nonvolatile memory applications , 1991 .

[5]  K. Tokashiki,et al.  Trench isolation with Del (nabla)-shaped buried oxide for 256 mega-bit DRAMs , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[6]  M. Delfino,et al.  Formation of TiN/TiSi2/p+-Si/n-Si by rapid thermal annealing (RTA) silicon implanted with boron through titanium , 1985, IEEE Electron Device Letters.

[7]  Mook-Seng Leong,et al.  Spreading resistance analysis based on the method of regularisation , 1993 .

[8]  S. Haddad,et al.  Different dependence of band-to-band and Fowler-Nordheim tunneling on source doping concentration of an n-MOSFET , 1996, IEEE Electron Device Letters.

[9]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[10]  P. S. Hauge,et al.  Characterization of positive photoresist , 1975, IEEE Transactions on Electron Devices.

[11]  M. Levenson,et al.  Improving resolution in photolithography with a phase-shifting mask , 1982, IEEE Transactions on Electron Devices.

[12]  G. J. Dunn,et al.  Channel hot-carrier stressing of reoxidized nitrided silicon dioxide , 1990 .

[13]  J. L. Vossen,et al.  Glow Discharge Phenomena in Plasma Etching and Plasma Deposition , 1979 .

[14]  Takahisa Hayashi,et al.  High performance dual-gate sub-halfmicron CMOSFETs with 6 nm-thick nitride SiO/sub 2/ films in an N/sub 2/O ambient , 1990, International Technical Digest on Electron Devices.

[15]  Federico Pio,et al.  Thin oxide nitridation in N2O by RTP for non-volatile memories , 1993 .

[16]  R. Morgan.  Plasma Etching in Semiconductor Fabrication , 1985 .

[17]  P.A. van der Plas,et al.  Dimensional characterisation of poly buffer LOCOS in comparison with suppressed LOCOS , 1990, ESSDERC '90: 20th European Solid State Device Research Conference.

[18]  W. Jungling,et al.  Suppression of hot-carrier effects in submicrometer CMOS technology , 1988 .

[19]  W. Kern,et al.  Low-pressure chemical vapor deposition for very large-scale integration processing—A review , 1979, IEEE Transactions on Electron Devices.

[20]  E. G. Cromer.  MASK ALIGNERS AND STEPPERS FOR PRECISION MICROLITHOGRAPHY , 1993 .

[21]  Ching-Yuan Wu,et al.  A bird's beak reduction technique for LOCOS in VLSI Fabrication , 1986 .

[22]  Else Kooi.  The invention of locos , 1991 .

[23]  C. Hill,et al.  Rapid Thermal Annealing - Theory and Practice , 1989 .

[24]  T. Arakawa,et al.  Highly reliable thin nitrided SiO/sub 2/ films formed by rapid thermal processing in an N/sub 2/O ambient , 1990 .

[25]  Y. Taur,et al.  A new planarization technique, using a combination of RIE and chemical mechanical polish (CMP) , 1989, International Technical Digest on Electron Devices Meeting.

[26]  Roberto Bez,et al.  Multi Level Flash Memory Technology , 2001 .

[27]  Hyunsang Hwang,et al.  Composition and growth kinetics of ultrathin SiO2 films formed by oxidizing Si substrates in N2O , 1990 .

[28]  G. Sery,et al.  A scaling methodology for oxide-nitride-oxide interpoly dielectric for EPROM applications , 1990 .

[29]  K. Tsukamoto,et al.  HIGH ENERGY ION IMPLANTATION FOR ULSI : WELL ENGINEERING AND GETTERING , 1992 .

[30]  A. L. Butler,et al.  SOG planarization for polysilicon and first metal interconnect in a one micron CMOS process , 1989, Proceedings., Sixth International IEEE VLSI Multilevel Interconnection Conference.

[31]  A. Mayer,et al.  Megasonic particle removal from solid-state wafers , 1985 .

[32]  D. J. Pearson,et al.  Chemical‐Mechanical Polishing for Fabricating Patterned W Metal Features as Chip Interconnects , 1991 .

[33]  G. Torelli,et al.  40-mm/sup 2/ 3-V-only 50-MHz 64-Mb 2-b/cell CHE NOR flash memory , 2000, IEEE Journal of Solid-State Circuits.

[34]  K. Saraswat,et al.  Properties of low-pressure CVD tungsten silicide for MOS VLSI interconnections , 1983, IEEE Transactions on Electron Devices.

[35]  C. M. Osburn,et al.  Self‐Aligned Ti Silicide Formed by Rapid Thermal Annealing , 1986 .

[36]  F. Mohammadi,et al.  WSi2gate MOS devices , 1979, 1979 International Electron Devices Meeting.

[37]  T.Y. Chan,et al.  Dependence of channel electric field on device scaling , 1985, IEEE Electron Device Letters.

[38]  Gary S. Selwyn,et al.  In situ laser diagnostic studies of plasma‐generated particulate contamination , 1989 .

[39]  Hisashi Fukuda,et al.  Highly Reliable Thin Nitrided SiO2 Films Formed by Rapid Thermal Processing in an N2O Ambient , 1990 .

[40]  A. C. Adams,et al.  The Deposition of Silicon Dioxide Films at Reduced Pressure , 1979 .

[41]  W. Kern.  Cleaning solutions based on hydrogen peroxide for use in silicon semiconductor technology , 1970 .

[42]  Paolo Cappelletti,et al.  Application of advanced ion implantation techniques to Flash memories , 1995 .

[43]  Emil Wolf,et al.  Principles of Optics: Contents , 1999 .

[44]  Arthur J. Learn,et al.  Phosphorus Incorporation Effects in Silicon Dioxide Grown at Low Pressure and Temperature , 1985 .

[45]  Calvin T. Gabriel,et al.  How plasma etching damages thin gate oxides , 1992 .

[46]  Shuji Nakao,et al.  Precision Improvement in Optical Proximity Correction by Optimizing Second Illumination Source Shape , 1996 .

[47]  Gottlieb S. Oehrlein,et al.  Plasma-based dry etching techniques in the silicon integrated circuit technology , 1992, IBM J. Res. Dev..

[48]  J. O. Borland,et al.  MEV IMPLANTATION TECHNOLOGY : NEXT-GENERATION MANUFACTURING WITH CURRENT-GENERATION EQUIPMENT , 1993 .