论文信息 - Effects of floating-gate interference on NAND flash memory cell operation

Effects of floating-gate interference on NAND flash memory cell operation

Introduced the concept of floating-gate interference in flash memory cells for the first time. The floating-gate interference causes V/sub T/ shift of a cell proportional to the V/sub T/ change of the adjacent cells. It results from capacitive coupling via parasitic capacitors around the floating gate. The coupling ratio defined in the previous works should be modified to include the floating-gate interference. In a 0.12-/spl mu/m design-rule NAND flash cell, the floating-gate interference corresponds to about 0.2 V shift in multilevel cell operation. Furthermore, the adjacent word-line voltages affect the programming speed via parasitic capacitors.

Jungdal Choi | Jae-Duk Lee | S. Hur | Jaeduk Lee

[1] Akihiko Ishitani,et al. A high capacitive-coupling ratio (HiCR) cell for 3 V-only 64 Mbit and future flash memories , 1993, Proceedings of IEEE International Electron Devices Meeting.

[2] Shigeyoshi Watanabe,et al. A 0.67μm^2 self-aligned shallow trench isolation cell (SA-STI cell) for 3V-only 256Mbit NAND EEP-ROMs , 1994 .

[3] Young-Ho Lim,et al. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995 .

[4] Jong-Wook Park,et al. A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications , 1996 .

[5] T. Tanzawa,et al. A novel isolation-scaling technology for NAND EEPROMs with the minimized program disturbance , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[6] K. Sakui,et al. A negative V/sub th/ cell architecture for highly scalable, excellently noise-immune, and highly reliable NAND flash memories , 1999 .

[7] Jinwook Lee,et al. A 3.3 V 1 Gb multi-level NAND flash memory with non-uniform threshold voltage distribution , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).