论文信息 - Structure and software model of a parallel-vertical multi-input adder for FPGA implementation

Structure and software model of a parallel-vertical multi-input adder for FPGA implementation

In this paper parallel-vertical approach to realization of group summation has been analyzed. Analytical expression for synthesis of a 7-input single-digit adder have been realized. The structure and the program model for it implementation have been developed.

[1] Ivan Tsmots,et al. Methods and VLSI-structures for neural element implementation , 2010, 2010 Proceedings of VIth International Conference on Perspective Technologies and Methods in MEMS Design.

[2] Shreesha Srinath,et al. Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks , 2010, FPGA '10.

[3] I. Caprini,et al. Perturbative expansion of the QCD Adler function improved by renormalization-group summation and analytic continuation in the Borel plane , 2012, 1211.4316.

[4] Abbes Amira,et al. FPGA implementations of fast Fourier transforms for real-time signal and image processing , 2005 .

[5] Ivan Tsmots,et al. Hardware implementation of the real time neural network components , 2011, Perspective Technologies and Methods in MEMS Design.

[6] Florent de Dinechin,et al. An FPGA-specific approach to floating-point accumulation and sum-of-products , 2008, 2008 International Conference on Field-Programmable Technology.