A FPGA-based RO PUF with LUT-Based Self-Compare Structure and Adaptive Counter Time Period Tuning

PUF can be used for IoT device authentication. This paper proposes a novel FPGA-based RO PUF with improved uniqueness and reliability. Firstly, the proposed PUF improves the uniqueness by LUT-based self-compare structure, which reduces the delay bias from systematic variations without special constraint on place & route and selection of challenge response pairs. Secondly, the proposed PUF improves the reliability by adaptive counter time period tuning based on real-time measured response stability. Implemented on Xilinx Spartan-6 FPGA, the proposed PUF shows better uniqueness and reliability than several state-of-the-arts FPGA-based RO PUFs.

[1]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[2]  Claudia Eckert,et al.  Improving the quality of ring oscillator PUFs on FPGAs , 2010, WESS '10.

[3]  Máire O'Neill,et al.  RO PUF design in FPGAs with new comparison strategies , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[4]  Patrick Schaumont,et al.  Improving the quality of a Physical Unclonable Function using configurable Ring Oscillators , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[5]  Basel Halak,et al.  Area efficient configurable physical unclonable functions for FPGAs identification , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Shinobu Fujita,et al.  Physically Unclonable Function Using an Initial Waveform of Ring Oscillators , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Máire O'Neill,et al.  Low-cost configurable ring oscillator PUF with improved uniqueness , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[8]  Máire O'Neill,et al.  XOR gate based low-cost configurable RO PUF , 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS).

[9]  Abhranil Maiti,et al.  Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive , 2011, Journal of Cryptology.

[10]  Mohammad S. Hashmi,et al.  Compact Implementations of FPGA-based PUFs with Enhanced Performance , 2017, 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID).