Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion

Parametric yield estimation is one of the most critical-yet-challenging tasks for designing and verifying nanoscale analog and mixed-signal circuits. In this paper, we propose a novel Bayesian model fusion (BMF) technique for efficient parametric yield estimation. Our key idea is to borrow the simulation data from an early stage (e.g., schematic-level simulation) to efficiently estimate the performance distributions at a late stage (e.g., post-layout simulation). BMF statistically models the correlation between early-stage and late-stage performance distributions by Bayesian inference. In addition, a convex optimization is formulated to solve the unknown late-stage performance distributions both accurately and robustly. Several circuit examples designed in a commercial 32 nm CMOS process demonstrate that the proposed BMF technique achieves up to 3.75× runtime speedup over the traditional kernel estimation method.

[1]  Xin Li,et al.  Robust Analog/RF Circuit Design With Projection-Based Performance Modeling , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Hao Yu,et al.  Stochastic analog circuit behavior modeling by point estimation method , 2011, ISPD '11.

[3]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[4]  Bruno O. Shubert,et al.  Random variables and stochastic processes , 1979 .

[5]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[6]  H. Graeb,et al.  Mismatch analysis and direct yield optimization by spec-wise linearization and feasibility-guided search , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[7]  Radford M. Neal.  Pattern Recognition and Machine Learning , 2007, Technometrics.

[8]  Xin Li,et al.  Statistical Performance Modeling and Optimization , 2007, Found. Trends Electron. Des. Autom..

[9]  A. W. M. van den Enden,et al.  Discrete Time Signal Processing , 1989 .

[10]  Sung-Mo Kang,et al.  Worst-case analysis and optimization of VLSI circuit performances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  R. Pogorzelski.  Orthogonal polynomials for engineers and physicists , 1975, Proceedings of the IEEE.

[12]  Lawrence T. Pileggi,et al.  Quadratic Statistical $MAX$ Approximation for Parametric Yield Estimation of Analog/RF Integrated Circuits , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Carlo Guardiani,et al.  Hierarchical statistical characterization of mixed-signal circuits using behavioral modeling , 1996, ICCAD 1996.

[14]  Douglas C. Montgomery,et al.  Response Surface Methodology: Process and Product Optimization Using Designed Experiments , 1995 .

[15]  John G. Proakis,et al.  Probability, random variables and stochastic processes , 1985, IEEE Trans. Acoust. Speech Signal Process..

[16]  Lawrence T. Pileggi,et al.  Asymptotic Probability Extraction for Nonnormal Performance Distributions , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  G. Debyser,et al.  Efficient analog circuit synthesis with simultaneous yield and robustness optimization , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[18]  Zhihua Wang,et al.  An efficient yield optimization method using a two step linear approximation of circuit performance , 1994, Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC.

[19]  Sani R. Nassif,et al.  Modeling and analysis of manufacturing variations , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[20]  M. A. Styblinski,et al.  Circuit performance variability reduction: principles, problems, and practical solutions , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.