Optimal interconnect diagnosis of wiring networks

Interconnect diagnosis is an important problem in very large scale integration (VLSI), multichip module (MCM) and printed circuit board (PCB) production. The problem is to detect and locate all the shorts, opens and stuck-at faults among a set of nets using the minimum number of parallel tests. In this paper, we present worst-case optimal algorithms and lower bounds to several open problems in interconnect diagnosis. >

[1]  H. Robbins.  A Remark on Stirling’s Formula , 1955 .

[2]  William H. Kautz,et al.  Testing for Faults in Wiring Networks , 1974, IEEE Transactions on Computers.

[3]  Bernt Lindström.  A Theorem on Families of Sets , 1972, J. Comb. Theory, Ser. A.

[4]  Najmi T. Jarwala,et al.  A new framework for analyzing test generation and diagnosis algorithms for wiring interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[5]  Najmi T. Jarwala,et al.  A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[6]  Kwang-Ting Cheng,et al.  A functional fault model for sequential machines , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Paul Wagner,et al.  INTERCONNECT TESTING WITH BOUNDARY SCAN , 1987 .

[8]  Daniel J. Kleitman.  Extremal Properties of Collections of Subsets Containing No Two Sets and Their Union , 1976, J. Comb. Theory, Ser. A.

[9]  David S. Johnson,et al.  An application of graph coloring to printed circuit testing , 1975, 16th Annual Symposium on Foundations of Computer Science (sfcs 1975).

[10]  W. R. Moore,et al.  Testing interconnects: a pin adjacency approach , 1993, Proceedings ETC 93 Third European Test Conference.

[11]  Frank Kwang-ming Hwang,et al.  Detecting and locating electrical shorts using group testing , 1989 .

[12]  Wu-Tung Cheng,et al.  Optimal diagnostic methods for wiring interconnects , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Hunter S. Snevily.  Combinatorics of finite sets , 1991 .

[14]  J. C. Chan.  Boundary walking test: an accelerated scan method for greater system reliability , 1992 .

[15]  Melvin A. Breuer,et al.  MAXIMAL DIAGNOSIS FOR WIRING NETWORKS , 1991, 1991, Proceedings. International Test Conference.

[16]  Prabhakar Goel,et al.  Electronic Chip-In-Place Test , 1982, 19th Design Automation Conference.

[17]  Vinod K. Agarwal,et al.  Testing and diagnosis of interconnects using boundary scan architecture , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.