Automatic identification number generation circuit using nmos pair current mismatch

This paper presents a uniquely distributed identification number generation circuit based on process variation. The developed circuit utilizes current mismatch in an NMOS pair for unique ID output. To evaluate the output 1/0 probability-uniformity and process dependence, we fabricated a prototype in two different 0.18-µm standard CMOS technologies. We tested 382 chips and calculated the hamming distances between each chip. The results show the hamming distance distribution agrees with theoretical binominal distribution in mean and skewness. However, the distribution is a little wider than the theoretical one. We investigated the reason for the difference and found that circuit layout irregularity causes degradation in standard deviation and kurtosis. When the bits at both ends are excluded, the ID outputs agree with theoretical statistics. The results show the circuit architecture generates a unique and process-independent ID.

[1]  Abbes Amira,et al.  CMOS On-Chip Stable True-Random ID Generation Using Antenna Effect , 2014, IEEE Electron Device Letters.

[2]  David Blaauw,et al.  OxID: On-chip one-time random ID generation using oxide breakdown , 2010, 2010 Symposium on VLSI Circuits.

[3]  Manoj Kumar,et al.  Low power digitally controlled oscillator designs with a novel 3-transistor XNOR gate , 2012 .

[4]  Lilian Bossuet,et al.  A PUF Based on a Transient Effect Ring Oscillator and Insensitive to Locking Phenomenon , 2014, IEEE Transactions on Emerging Topics in Computing.

[5]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[6]  Iluminada Baturone,et al.  An analysis of ring oscillator PUF behavior on FPGAs , 2011, 2011 International Conference on Field-Programmable Technology.

[7]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[8]  Y. Z. Xu,et al.  Investigation of 65 nm CMOS transistor local variation using a FET array , 2008 .

[9]  Ken Mai,et al.  Comparison of bi-stable and delay-based Physical Unclonable Functions from measurements in 65nm bulk CMOS , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.

[10]  Ying Su,et al.  A Digital 1.6 pJ/bit Chip Identification Circuit Using Process Variations , 2008, IEEE Journal of Solid-State Circuits.

[11]  Tony Tae-Hyoung Kim,et al.  Design of SRAM PUF with improved uniformity and reliability utilizing device aging effect , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[12]  Takeshi Fujino,et al.  The arbiter-PUF with high uniqueness utilizing novel arbiter circuit with Delay-Time Measurement , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[13]  Geert Jan Schrijen,et al.  Comparative analysis of SRAM memories used as PUF primitives , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Kazukuni Kobara,et al.  Evaluation of Physical Unclonable Functions for 28-nm Process Field-Programmable Gate Arrays , 2014, J. Inf. Process..

[15]  Akio Nishida,et al.  Consideration of Random Dopant Fluctuation Models for Accurate Prediction of Threshold Voltage Variation of Metal-Oxide-Semiconductor Field-Effect Transistors in 45 nm Technology and Beyond , 2009 .

[16]  Himanshu Kaul,et al.  16.2 A 0.19pJ/b PVT-variation-tolerant hybrid physically unclonable function circuit for 100% stable secure key generation in 22nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[17]  Srinivas Devadas,et al.  Physical Unclonable Functions and Applications: A Tutorial , 2014, Proceedings of the IEEE.

[18]  Keshab K. Parhi,et al.  Statistical Analysis of MUX-Based Physical Unclonable Functions , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Kris Gaj,et al.  A Configurable Ring-Oscillator-Based PUF for Xilinx FPGAs , 2011, 2011 14th Euromicro Conference on Digital System Design.

[20]  Nobuyuki Sugii,et al.  Detailed analysis of minimum operation voltage of extraordinarily unstable cells in fully depleted silicon-on-buried-oxide six-transistor static random access memory , 2015 .

[21]  Hidehiro Fujiwara,et al.  Assessing uniqueness and reliability of SRAM-based Physical Unclonable Functions from silicon measurements in 45-nm bulk CMOS , 2014, Fifteenth International Symposium on Quality Electronic Design.