Design and Implementation of a Gbit/s Bipolar Multiplexer IC
暂无分享，去创建一个
A bipolar multiplexer IC developed for a planned 1.12 Gbit/s optical communication system, but utilizable for even higher bit rates, is presented. The high speed has been achieved by a modified circuit concept and by careful optimization.
[1] B.G. Bosch,et al. Gigabit electronics—A review , 1979, Proceedings of the IEEE.
[2] J.B. Hughes,et al. A versatile ECL multiplexer IC for the Gbit/s range , 1979, IEEE Journal of Solid-State Circuits.
[3] H.-M. Rein. Erratum: Improving the large-signal models of bipolar transistors by dividing the intrinsic base into two lateral sections , 1977 .
[4] R. Ranfft,et al. Optimization and Comparison of Various Subnanosecond Bipolar IC's with Low Power Dissipation , 1980, ESSCIRC 80: 6th European Solid State Circuits Conference.