Automated Sizing Methodology for CMOS Miller Operational Transconductance Amplifier

In the last decade of twentieth century, experts anticipated the expiry of analog circuits as the world was becoming increasingly dependent on digital signals. But most of the digital systems need analog modules for interfacing to the external world. Every high-speed digital circuit needs analog circuit design concepts. So design of analog circuits is of great significant. The manual design procedure of analog circuit is very difficult, time-consuming and cumbersome. Optimization algorithms help to take the mystery out of analog integrated circuit design. In this paper, a simple rail-to-rail CMOS Miller operational transconductance amplifier (OTA) is optimized using particle swarm optimization (PSO) algorithm. PSO algorithm is implemented using C language and interfaced with circuit simulator. This circuit is simulated using BSIM3v3 MOSFET models in 0.35 and 0.18 μm CMOS technology. Simulation results of this circuit are compared to previous works.

[1]  Riccardo Poli,et al.  Particle swarm optimization , 1995, Swarm Intelligence.

[2]  Revna Acar Vural,et al.  International Journal of Electronics and Communications (aeü) Analog Circuit Sizing via Swarm Intelligence , 2022 .

[3]  A. Vaze.  Analog Circuit Design using Genetic Algorithm: Modified , 2008 .

[4]  R. Eberhart,et al.  Empirical study of particle swarm optimization , 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406).

[5]  Pankaj P. Prajapati,et al.  Two stage CMOS operational amplifier design using particle swarm optimization algorithm , 2015, 2015 IEEE UP Section Conference on Electrical Computer and Electronics (UPCON).

[6]  Maryam Shojaei Baghini,et al.  Low-Power Low-Voltage Analog Circuit Design Using Hierarchical Particle Swarm Optimization , 2009, 2009 22nd International Conference on VLSI Design.

[7]  Robson L. Moreno,et al.  An Ultra-Low-Voltage Ultra-Low-Power CMOS Miller OTA With Rail-to-Rail Input/Output Swing , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Gurdev Singh,et al.  Code Comprehending Measure (CCM) , 2012, BIOINFORMATICS 2012.

[9]  Mourad Loulou,et al.  Design of Folded Cascode OTA in Different Regions of Operation through gm/ID Methodology , 2008 .

[10]  Sung-Mo Kang,et al.  An exact solution to the transistor sizing problem for CMOS circuits using convex optimization , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Himanshu Gupta,et al.  Analog Circuits Design Using Ant Colony Optimization , 2012 .

[12]  John R. Koza,et al.  Automated synthesis of analog electrical circuits by means of genetic programming , 1997, IEEE Trans. Evol. Comput..