Software verification and validation within the (rational) unified process

We discuss the integration of software verification and validation activities (as defined by the IEEE Std. 1012) within the unified process. We compare and contrast these two process frameworks, and identify the aspects of verification and validation that are directly supported, partially supported or not supported by the unified process.