Memristor crossbar-based ultra-efficient next-generation baseband processors

As one of the most promising future fundamental devices, memristor has its unique advantage on implementing low-power high-speed matrix multiplication. Taking advantage of the high performance on basic matrix operation and flexibilitys of memristor crossbars, in this paper, we investigate both discrete Fourier transformation (DFT) and miltiple-input and multi-output (MIMO) detection unit in baseband processor. We reformulate the signal processing algorithms and model structures into a matrix-based framework, and present a memristor crossbar based DFT module design and MIMO detector module design. For both designs, experimental results demonstrate significant gains in speed and power efficiency compared with traditional CMOS-based designs.

[1]  John M. Cioffi,et al.  On the relation between V-BLAST and the GDFE , 2001, IEEE Communications Letters.

[2]  Ashutosh Sabharwal,et al.  An FPGA based rapid prototyping platform for MIMO systems , 2003, The Thrity-Seventh Asilomar Conference on Signals, Systems & Computers, 2003.

[3]  Zhan Guo,et al.  Algorithm and implementation of the K-best sphere decoding for MIMO detection , 2006, IEEE Journal on Selected Areas in Communications.

[4]  Kaushik Roy,et al.  Ultra low power associative computing with spin neurons and resistive crossbar memory , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[5]  Yanzhi Wang,et al.  Memristor-Based Discrete Fourier Transform for Improving Performance and Energy Efficiency , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[6]  Thomas K. Paul,et al.  Wireless LAN Comes of Age: Understanding the IEEE 802.11n Amendment , 2008, IEEE Circuits and Systems Magazine.

[7]  Wei Yang Lu,et al.  Nanoscale memristor device as synapse in neuromorphic systems. , 2010, Nano letters.

[8]  Yu-Wei Lin,et al.  A 1-GS/s FFT/IFFT processor for UWB applications , 2005, IEEE Journal of Solid-State Circuits.

[9]  Erik G. Larsson,et al.  Massive MIMO for next generation wireless systems , 2013, IEEE Communications Magazine.

[10]  Song-Nien Tang,et al.  A 2.4-GS/s FFT Processor for OFDM-Based WPAN Applications , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Christoph Studer,et al.  ASIC Implementation of Soft-Input Soft-Output MIMO Detection Using MMSE Parallel Interference Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[12]  A. Burg,et al.  VLSI implementation of MIMO detection using the sphere decoding algorithm , 2005, IEEE Journal of Solid-State Circuits.

[13]  Tong Zhang,et al.  Relaxed $K$ -Best MIMO Signal Detector Design and VLSI Implementation , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Yiran Chen,et al.  The Circuit Realization of a Neuromorphic Computing System with Memristor-Based Synapse Design , 2012, ICONIP.

[15]  Uri C. Weiser,et al.  MAGIC—Memristor-Aided Logic , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Shimeng Yu,et al.  On-chip Sparse Learning with Resistive Cross-point Array Architecture , 2015, ACM Great Lakes Symposium on VLSI.

[17]  H.-S. Philip Wong,et al.  Effect of Wordline/Bitline Scaling on the Performance, Energy Consumption, and Reliability of Cross-Point Memory Array , 2013, JETC.

[18]  Akkermans Hans,et al.  Use Cases and Requirements , 2015 .

[19]  Dirk Wübben,et al.  Near-maximum-likelihood detection of MIMO systems using MMSE-based lattice reduction , 2004, 2004 IEEE International Conference on Communications (IEEE Cat. No.04CH37577).

[20]  Jianzhong Zhang,et al.  MIMO Technologies in 3GPP LTE and LTE-Advanced , 2009, EURASIP J. Wirel. Commun. Netw..