Device and substrate design for sub-10 nm MOSFETs

CMOS devices will be scaled to sub-10 nm gate lengths in the next decade. Functional transistor with 6 nm gate length has been demonstrated using ultrathin channel structure. However, to continue the device performance trend, carrier mobility must be increased with the technology. We discuss various mobility enhancement techniques through device and substrate design.