Abstract The impact of the stem height of T-gate electrodes on the parasitic gate delay time in InGaAs high electron mobility transistors (HEMTs) is studied. Since T-gates with higher stem height make the parasitic gate capacitance smaller, the higher stem height is expected to minimize the parasitic gate delay. However, a systematic study using the devices with different stem height of T-gates reveals that the parasitic gate delay time decreases with the parasitic gate capacitance only at a drain voltage around the knee voltage and it becomes less sensitive to the parasitic capacitance by the T-gate when the device is operated in the deep saturation region at high drain bias voltage. This result suggests a design strategy for T-gate electrodes so that the tradeoff between the gate resistance and gate capacitance must be considered seriously in the devices for low-voltage applications, while one has more flexibility to use the T-gate electrode with a large head in the devices for high-voltage applications.
[1]
Tetsuya Suemitsu,et al.
Impact of T‐gate electrode on gate capacitance in In0.7Ga0.3As HEMTs
,
2011
.
[2]
T. Suemitsu,et al.
An intrinsic delay extraction method for Schottky gate field effect transistors
,
2004,
IEEE Electron Device Letters.
[3]
T. Tatsuta,et al.
Deposition of Cathode Coupled Plasma Enhanced Chemical Vapor Deposition SiN Films Using Liquid Source Material
,
2003
.
[4]
G. Dambrine,et al.
A new method for determining the FET small-signal equivalent circuit
,
1988
.
[5]
Daehyun Kim,et al.
Analysis of Gate Delay Scaling in In0.7Ga0.3As-Channel High Electron Mobility Transistors
,
2009
.
[6]
T. Otsuji,et al.
InGaAs HEMTs with T‐gate electrodes formed by multi‐layer SiCN molds
,
2013
.