ACCNT: A Metallic-CNT-Tolerant Design Methodology for Carbon Nanotube VLSI: Analyses and Design Guidelines

We present analyses for ACCNT (pronounced as “accent”), which is a solution to the metallic-nanotube problem that does not require any metallic-nanotube removal of any kind. ACCNT uses asymmetrically correlated carbon nanotubes to achieve metallic-nanotube tolerance, delivering high ON-OFF ratios while preserving current drive. We analyze the ACCNT methodology in terms of its tradeoffs and explore optimizations that may serve as future design guidelines. We also investigate circuit-level considerations and the impact of density variation on the ACCNT design. We find that ACCNT can improve the yield of a one-million transistor chip from 0% (conventional CNT design) up to 99% at a cost of 3.3× area overhead if the fraction of semiconducting CNTs is improved to 99.9%.

[1]  Sawada,et al.  New one-dimensional conductors: Graphitic microtubules. , 1992, Physical review letters.

[2]  H. Wong,et al.  Circuit-Level Performance Benchmarking and Scalability Analysis of Carbon Nanotube Transistor Circuits , 2009, IEEE Transactions on Nanotechnology.

[3]  P. Avouris,et al.  Engineering Carbon Nanotubes and Nanotube Circuits Using Electrical Breakdown , 2001, Science.

[4]  S. Datta,et al.  Performance projections for ballistic carbon nanotube field-effect transistors , 2002 .

[5]  R. Krupke,et al.  Separation of Metallic from Semiconducting Single-Walled Carbon Nanotubes , 2003, Science.

[6]  Hongjie Dai,et al.  Self-aligned 40-nm channel carbon nanotube field-effect transistors with subthreshold swings down to 70 mV/decade , 2005, SPIE OPTO.

[7]  H.-S. Philip Wong,et al.  Carbon Nanotube Transistor Circuits: Circuit-Level Performance Benchmarking and Design Options for Living with Imperfections , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  H. Dai,et al.  Preferential Growth of Semiconducting Single-Walled Carbon Nanotubes by a Plasma Enhanced CVD Method , 2004 .

[9]  Hai Wei,et al.  Efficient metallic carbon nanotube removal readily scalable to wafer-level VLSI CNFET circuits , 2010, 2010 Symposium on VLSI Technology.

[10]  Ariel Rubinstein,et al.  A Course in Game Theory , 1995 .

[11]  Hai Wei,et al.  VMR: VLSI-compatible metallic carbon nanotube removal for imperfection-immune cascaded multi-stage digital logic circuits using Carbon Nanotube FETs , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[12]  Hai Wei,et al.  A metallic-CNT-tolerant carbon nanotube technology using Asymmetrically-Correlated CNTs (ACCNT) , 2006, 2009 Symposium on VLSI Technology.

[13]  H. Wong,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel Region , 2007, IEEE Transactions on Electron Devices.

[14]  H. Wong,et al.  Integrated wafer-scale growth and transfer of directional Carbon Nanotubes and misaligned-Carbon-Nanotube-immune logic structures , 2008, 2008 Symposium on VLSI Technology.

[15]  Hai Wei,et al.  ACCNT—A Metallic-CNT-Tolerant Design Methodology for Carbon-Nanotube VLSI: Concepts and Experimental Demonstration , 2009, IEEE Transactions on Electron Devices.

[16]  Nishant Patil,et al.  Carbon Nanotube circuits in the presence of carbon nanotube density variations , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[17]  H. Dai,et al.  Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction , 2006, Science.

[18]  Jie Liu,et al.  Selective growth of well-aligned semiconducting single-walled carbon nanotubes. , 2009, Nano letters.

[19]  Fotios Papadimitrakopoulos,et al.  A route for bulk separation of semiconducting from metallic single-wall carbon nanotubes. , 2003, Journal of the American Chemical Society.

[20]  M. Lundstrom,et al.  Assessment of high-frequency performance potential of carbon nanotube transistors , 2005, IEEE Transactions on Nanotechnology.

[21]  Jie Deng,et al.  A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance Benchmarking , 2007, IEEE Transactions on Electron Devices.

[22]  H.-S. Philip Wong,et al.  A non-iterative compact model for carbon nanotube FETs incorporating source exhaustion effects , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).