Testability Features of the AMD-K6 Microprocessor

The AMD-K6's embedded design-for-testability structures and test pattern development methodologies provide high-quality manufacturing tests. The DFT features support static voltage-level testing for wafer-sort and debug testing, application of two pattern sequences for detection of timing-related failures, scan-based BIST, and 1149.1 boundary scan.

[1]  Frans P. M. Beenker,et al.  Fault modeling and test algorithm development for static random access memories , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[2]  Robert C. Aitken.  A comparison of defect models for fault location with Iddq measurements , 1993, Proceedings of IEEE International Test Conference - (ITC).

[3]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[4]  Jochen A. G. Jess,et al.  An efficient CMOS bridging fault simulator: with SPICE accuracy , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  R. Khanna,et al.  An X86 microprocessor with multimedia extensions , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[6]  Edward J. McCluskey,et al.  Analysis and detection of timing failures in an experimental Test Chip , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[7]  Yervant Zorian,et al.  An Effective BIST Scheme for ROM's , 1992, IEEE Trans. Computers.