Low power and low voltage SRAM design for LDPC codes hardware applications

The Low Voltage Low Power (LVLP) 8T, 11T, 13T and ZA SRAM cell is designed using the dynamic logic SRAM cell. The SRAM cells are implemented using pass transistor logic technique, which is mainly focused on read and write operation. The circuits are designed by using DSCH2 circuit editor and their layouts are generated by MICROWIND3 layout editor. The Layout Versus Simulation (LVS) design has been verified using BSIM 4 with 65nm technology and with a corresponding voltage of 0.7V respectively. The simulated SRAM layouts are verified and analyzed. The SRAM 8T gives power dissipation of 0.145 microwatts, propagation delay of 37.2 pico seconds, area of 14 × 8 micrometers and a throughput of 4.037 nano seconds.

[1]  Yashwant Singh,et al.  SRAM design for nanoscale technology with Dynamic Vth and dynamic standby voltage for leakage reduction , 2013, 2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC).

[2]  Ken Choi,et al.  A novel 9T SRAM design in sub-threshold region , 2011, 2011 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY.

[3]  D. Jain,et al.  Design and Analysis of 1-Kb 6T SRAM Using Different Architecture , 2012, 2012 Fourth International Conference on Computational Intelligence and Communication Networks.

[4]  Rajiv V. Joshi,et al.  A Novel Column-Decoupled 8T Cell for Low-Power Differential and Domino-Based SRAM Design , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Kartik Mohanram,et al.  Robust 6T Si tunneling transistor SRAM design , 2011, 2011 Design, Automation & Test in Europe.

[6]  K. Nakamura,et al.  A Ratio-Less 10-Transistor Cell and Static Column Retention Loop Structure for Fully Digital SRAM Design , 2012, 2012 4th IEEE International Memory Workshop.