Influence of Bit-Line Coupling and Twisting on the Faulty Behavior of DRAMs

With the continued advances in miniaturization, bit-line (BL) coupling is becoming ever more influential on the memory behavior. This paper discusses the effects of BL coupling on the faulty behavior of defective dynamic RAMs. It starts with an analytical evaluation of coupling effects, followed by a simulation-based fault analysis using a Spice simulation model. Two BL coupling mechanisms are identified (pre-sense and post-sense coupling), which are found to have a partly opposing effect on the faulty behavior. It is shown that BL coupling causes a special kind of coupling fault between adjacent memory cells. In addition, the influence of BL twisting on the faulty behavior of the memory is analyzed and simulated. The results indicate strong correspondence between theory and simulation and show the importance of Spice simulation as a vital tool for fault analysis

[1]  Kiyoo Itoh,et al.  Vlsi Memory Chip Design , 2006 .

[2]  Bruce F. Cockburn,et al.  An investigation into crosstalk noise in DRAM structures , 2002, Proceedings of the 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT2002).

[3]  Dong-Sun Min,et al.  Multiple twisted dataline techniques for multigigabit DRAMs , 1999, IEEE J. Solid State Circuits.

[4]  Ad J. van de Goor,et al.  Approximating infinite dynamic behavior for DRAM cell defects , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[5]  Ad J. van de Goor,et al.  Influence of bit line twisting on the faulty behavior of DRAMs , 2004, Records of the 2004 International Workshop on Memory Technology, Design and Testing, 2004..

[6]  Said Hamdioui,et al.  Effects of bit line coupling on the faulty behavior of DRAMs , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[7]  Hideto Hidaka,et al.  Twisted bit-line architectures for multi-megabit DRAMs , 1989 .

[8]  Ad J. van de Goor,et al.  Consequences of RAM bitline twisting for test coverage , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Y. Konishi,et al.  Analysis of coupling noise between adjacent bit lines in megabit DRAMs , 1989 .

[10]  Kurt Keutzer,et al.  Static Crosstalk-Noise Analysis - For Deep Sub-Micron Digital Designs , 2004 .

[11]  John K. DeBrosse,et al.  The evolution of IBM CMOS DRAM technology , 1995, IBM J. Res. Dev..

[12]  Daniel C. Edelstein,et al.  On-chip wiring design challenges for gigahertz operation , 2001, Proc. IEEE.

[13]  Kiyoo Itoh,et al.  A 60-ns 16-Mbit CMOS DRAM with a transposed data-line structure , 1988 .